



» DATA SHEET

(DOC No. HX8279-D01-DS)

» **HX8279-D01**
1803 CH TFT LCD Source Driver
with MIPI TCON
Version 04 May, 2019

Revision History

May, 2019

Version	Date	Description of Changes
01	2016/12/19	New setup.
02	2017/10/26	Page 24 1. Modify application power circuit. Page 68, 70 2. Add the min. value of V/H porch. Page 111 3. Add current SPEC condition. 4. Add ULPS current SPEC.
03	2018/03/08	Page 68, 70 1. Correct min. value of H porch Page 83 2. Correct TCON configuration 2-truth tablet Page 111 3. Modify source output deviation SPEC
04	2019/05/17	Page 110 1. Modify VGH-VGL SPEC Page 115 2. Modify MIPI data-clock timing SPEC

List of Contents

May, 2019

1. General Description	9
2. Features	10
3. Block Diagram	11
3.1 Function block diagram	11
4. Pin Description	12
4.1 Pin description.....	12
4.1.1 Global pin	12
4.1.2 Synchronize pin	13
4.1.3 MIPI interface	14
4.1.4 Gate driver (GOA) control pin.....	14
4.1.5 Source output pin	14
4.1.6 Charge pump and regulator pin.....	14
4.1.7 Power and ground pin	15
4.1.8 Others.....	15
4.2 Value of wiring resistance to each pin.....	16
4.3 Hardware pin configuration for FPC/PCB	18
4.4 MIPI interface pin mapping table.....	19
4.5 MIPI interface type selection	20
4.6 Application block diagram	21
5. Power Application	24
5.1 Application power circuit	24
5.2 Power generation diagram	25
5.2.1 Power generation diagram	25
5.3 Power circuit structure	26
5.3.1 Internal VGH/VGL	26
5.3.2 External VGH/VGL	27
5.4 Power on/off sequence	28
5.4.1 Power on sequence PWRMD=0 → Max. Power on time=7.0VS.....	28
5.4.2 Power off sequence PWRMD=0 → Max. Power off time=5.0VS.....	29
5.4.3 Power on sequence PWRMD=1 → Max. Power on time=6.0VS.....	30
5.4.4 Power off sequence PWRMD=1 → Max. Power off time=4.5VS.....	31
6. Panel Application	32
6.1 Display resolution	32
6.1.1 Display resolution configuration	32
6.1.2 Source output channel valid range	33
6.2 Cascade connection	34
6.2.1 Cascade mode of synchronized signals.....	34
6.2.2 Synchronized signals of two chips cascade.....	34
6.2.3 Synchronized signals of one chip application	35
6.3 GOA function	36
6.4 Panel structure	37
6.4.1 Driving method for panel structure	37
7. MIPI Interface	39
7.1 MIPI total bandwidth and maximal operation frequency	39
7.2 DSI protocol.....	40
7.3 Processor to peripheral (forward direction) packets data types.....	43
7.4 Display command set (DCS).....	50
7.4.1 Enter_invert_mode (21h).....	51
7.4.2 Enter_sleep_mode (10h).....	52
7.4.3 Exit_invert_mode (20h)	53
7.4.4 Exit_sleep_mode (11h)	54
7.4.5 Get_display_mode (0Dh)	55
7.4.6 Get_pixel_format (0Ch)	56
7.4.7 Get_power_mode (0Ah)	57

List of Contents

May, 2019

7.4.8	Get_signal_mode (0Eh)	58
7.4.9	NOP (00h)	59
7.4.10	Set_address_mode (36h)	60
7.4.11	Set_display_off (28h)	61
7.4.12	Set_display_on (29h)	62
7.4.13	Set_tear_off (34h)	63
7.4.14	Set_tear_on (35h)	64
7.4.15	Set_tear_scanline (44h)	65
7.4.16	Soft_reset (01h)	66
7.5	MIPI video input timing	67
7.5.1	Video input timing for Multi-Drop type	68
7.5.2	Video input timing for RL type	69
8.	Register table	71
8.1	MIPI control register	71
8.2	SPI control register	71
8.3	SPI read/write timing	71
8.4	Register table list	72
8.4.1	Register of page 0	72
8.4.2	Register of page 1 (OTP & GOA MUX)	74
8.4.3	Register of page 2 (analog gamma)	76
8.4.4	Register of page 3 (GOA)	77
8.4.5	Register of page 5 (MIPI)	79
8.4.6	Register of page 6 (Engineer)	79
8.4.7	Register of digital gamma	80
9.	Register Description	82
9.1	Register of page 0	82
9.2	Register of page 1 (OTP & GOA MUX)	87
9.3	Register of page 3 (GOA)	88
9.4	Register of page 5 (MIPI)	92
9.5	Register of page 6 (Engineer)	93
10.	Function Description	94
10.1	BIST function	94
10.1.1	BIST output timing	94
10.1.2	BIST pattern	95
10.2	OTP function	96
10.2.1	OTP programming by internal VPP and OTP time check flow	96
10.2.2	OTP group table	98
11.	Gamma Adjustment Function	106
11.1	Gamma voltage generator for source driver	106
11.2	Digital gamma curve adjustment	107
11.3	Gamma reference voltage generator	108
11.4	Gamma table	109
12.	DC Characteristics	110
12.1	Absolute maximum ratings	110
12.2	Typical operating condition	110
12.3	DC electrical characteristics	111
12.4	MIPI DC characteristics	112
13.	AC Characteristics	113
13.1	MIPI AC characteristics	113
13.2	MIPI data-clock timing specification	115
13.3	Source output timing	116
13.4	Serial interface characteristics	118
13.5	Timing requirements for RESETB	119
14.	Pin Assignment (IC Face View)	120

Himax Confidential

This information contained herein is the exclusive property of Himax and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Himax.

-P.4-

May, 2019

List of Contents

May, 2019

14.1 Pad sequence	120
14.2 Bump information	121
14.2.1 Chip outline dimensions	121
14.2.2 Pad information	122
14.2.3 Alignment mark.....	122
14.3 Pad coordinates	123
15. Ordering Information	133

Himax Confidential
DO Not Copy

List of Figures

May, 2019

Figure 3.1: System function block diagram.....	11
Figure 4.1: Hardware pin configuration example	18
Figure 4.2: MIPI multi drop type interface	20
Figure 4.3: MIPI RL type interface	20
Figure 4.4: Application for 1200RGBx1920 with external GD	21
Figure 4.5: Application for 1200RGBx1920 with single side of GOA.....	21
Figure 4.6: Application for 1200RGBx1920 with two side of GOA	22
Figure 4.7: Application for 600RGBx1024 with single side of GOA.....	22
Figure 4.8: Application for 600RGBx1024 with two side of GOA	23
Figure 5.1: Power function typical application	24
Figure 5.2: Power architecture	25
Figure 5.3: External VSP/VSN and internal VGH/VGL power structure	26
Figure 5.4: All power is from external power IC	27
Figure 5.5: Power on sequence with PWRMD=0 and repair OP disable	28
Figure 5.6: Power off sequence with PWRMD=0	29
Figure 5.7: Power on sequence with PWRMD=1 and repair OP disable	30
Figure 5.8: Power off sequence with PWRMD=1	31
Figure 6.1: Cascade mode of synchronized signals	34
Figure 6.2: 1200RGBx1600 stripe driving method	37
Figure 6.3: 1200RGBx1600 zigzag type0 driving method	37
Figure 6.4: 1200RGBx1600 zigzag type1 driving method	38
Figure 7.1: Multiple packets transmission.....	40
Figure 7.2: Structure of the short packet	40
Figure 7.3: Structure of the long packet.....	41
Figure 7.4: Long packet writes command / parameters	42
Figure 7.5: Show short-packet / long-packet transmission command sequence	42
Figure 7.6: MIPI video input timing	67
Figure 8.1: Support the DSI data short write	71
Figure 8.2: SPI basic operation	71
Figure 8.3: SPI write operation	71
Figure 8.4: SPI read operation	71
Figure 9.1: GOA timing tune	88
Figure 9.2: GOA STV time chart	89
Figure 9.3: GOA CKV time chart	89
Figure 9.4: GOA CKV dummy chart	89
Figure 9.5: GOA precharge time chart	89
Figure 9.6: GOA FLC time chart	90
Figure 9.7: CLR width time chart	90
Figure 9.8: CLR start position time chart	91
Figure 10.1: BIST pattern loop	95
Figure 10.2: OTP of VCOM and ID programming flow	96
Figure 10.3: OTP of GOA programming flow	97
Figure 11.1: Grayscale control	106
Figure 11.2: Digital gamma curve adjustment	107
Figure 11.3: Gamma reference voltage generator diagram	108
Figure 12.1: MIPI signaling and contention voltage levels	112
Figure 13.1: Switching the clock lane between clock transmission and low-power mode	113
Figure 13.2: Timing of high-speed data transmission in bursts	113
Figure 13.3: Turnaround Procedure	113
Figure 13.4: Data to clock timing	115
Figure 13.5: Serial interface characteristics	118
Figure 13.6: Reset timing	119
Figure 14.1: Pad sequence	120
Figure 14.2: Chip outline dimensions	121

List of Figures

May, 2019

Figure 14.3: Alignment mark.....	122
----------------------------------	-----

Himax Confidential
DO NOT COPY

List of Tables

May, 2019

Table 4.1: Wiring resistance values	17
Table 4.2: MIPI interface mapping table	19
Table 6.1: Display resolution setting	32
Table 6.2: Source output enable/disable channel for stripe panel.....	33
Table 6.3: Source output enable/disable channel for zigzag panel.....	33
Table 6.4: Synchronized signals decryption with two chip cascade	34
Table 6.5: Synchronized signals description with one chip application	35
Table 6.6: Truth table of GOA enable	36
Table 6.7: GOA pin mapping table	36
Table 7.1: Format of data ID	41
Table 7.2: Data types for processor-sourced packets	43
Table 7.3: MIPI input video timing for multi-drop type	68
Table 7.4: MIPI input video timing for RL type	70
Table 9.1: TCON configuration 1-truth table	82
Table 9.2: TCON configuration 2-truth table.....	83
Table 10.1: BIST mode with multi drop type.....	94
Table 10.2: BIST mode with RL type	94
Table 13.1: Source output timing	116
Table 13.2: GOA output timing	116
Table 13.3: Synchronization signals output timing	117
Table 13.4: AC characteristic of SPI interface	118
Table 13.5: Reset timing	119

Version 04

May, 2019

1. General Description

HX8279-D01 is 1803 channel outputs source driver with MIPI TCON. The TCON generates the horizontal and vertical control timing to source driver and gate driver.

The source driver is for high-end displays. It is most suitable for 1200RGBx1920, 1080RGBx1920, 1200RGBx1600, and 600RGBx1024 and full 8bit output which are more superior in color depth. Since the output circuit of this source driver incorporates an operational amplifier with low power dissipation, and performs wide voltage supply range and small output deviation. Therefore, a high quality display with less crosstalk can be achieved.

Himax Confidential
DO NOT COPY

2. Features

- MIPI interface support 2/4 lanes
- Support Multi-Drop and R/L type MIPI interface
- Two chip cascade solution for high resolution TFT LCD driver
- 1803 channel output, build in source driver and TCON
 - Channel number 1803 is for zigzag panel(M+1 and M+3) only
- Resolution:
 - Two chip solution for 1200RGBx1920, 1080RGBx1920, and 1200RGBx1600
 - One chip solution for 600RGB x 1024
- Support gamma curve adjustment by analog gamma and the RGB separated positive/negative digital gamma (**It can set thru MIPI command**)
- 256 gray scale driving output compliant to 8bit display data
- Driving scheme support 1/2/1+2/4 dot, and column inversion
- Support CABC function
- Support Color enhancement function
- Support external gate driver controlled signals and GOA function
- Support BIST mode
- Support stripe and zigzag panel
- Support VGH & VGL external charge pump controlled signals
- Support 8 times OTP for VCOM and 1 time OTP for gamma programming
- Only request three powers(VDD,VSP,VSN) from HOST
- Digital power range VDD:1.7V~2.0V
- Analog power range VSP:4.5V~6.0V VSN:-4.5V~-6.0V
- Output bump pitch is 12μm
- COG package

3. Block Diagram

3.1 Function block diagram




Figure 3.1: System function block diagram

4. Pin Description

4.1 Pin description

4.1.1 Global pin

Pin name	I/O	I/O power	Description																				
RESETB	In	VDD	Global reset. (Default pull high)																				
STBYB	In	VDD	Standby mode selection. (Default pull high) STBYB=H, Normal mode. STBYB=L, Standby mode. (AND reg page0 0xB2[6])																				
ZIGZAG	In	VCC	Enable zigzag driver method. (Default pull high) ZIGZAG=H, Panel type is zigzag. ZIGZAG=L, Panel type is stripe. (XOR reg page0 0xB2[3])																				
ZTYPE	In	VCC	Zigzag panel type selection. (Default pull high) ZTYPE=L, Zigzag panel type is TYPE0. ZTYPE=H, Zigzag panel type is TYPE1. (XOR reg page0 0xB2[2])																				
PWRMD	In	VCC	Power mode selection. (Default pull high) HX8279-D01 can use charge pump to generate VGH, and VGL These function is enabled by PWRMD. PWRMD=H, Use external VGH/VGL PWRMD=L, Use internal VGH/VGL (XOR reg page0 0xB3[4])																				
MASL	In	VCC	Define chip is master or slave. (Default pull high) MASL=H, Chip is master. MASL=L, Chip is slave.																				
RES0 RES1	In	VCC	Resolution display selection. (Default RES[1:0]=11b) 600RGBx1024 is for one chip application only. (X means no disable channel) <table border="1" data-bbox="516 1201 1389 1347"> <thead> <tr> <th>RES1</th><th>RES0</th><th>Resolution</th><th>Disable channel</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>1200RGBx1600</td><td>X</td></tr> <tr> <td>0</td><td>1</td><td>1080RGBx1920</td><td>811~990</td></tr> <tr> <td>1</td><td>0</td><td>600RGBx1024</td><td>X</td></tr> <tr> <td>1</td><td>1</td><td>1200RGBx1920</td><td>X</td></tr> </tbody> </table> (XOR reg page0 0xB3[1:0])	RES1	RES0	Resolution	Disable channel	0	0	1200RGBx1600	X	0	1	1080RGBx1920	811~990	1	0	600RGBx1024	X	1	1	1200RGBx1920	X
RES1	RES0	Resolution	Disable channel																				
0	0	1200RGBx1600	X																				
0	1	1080RGBx1920	811~990																				
1	0	600RGBx1024	X																				
1	1	1200RGBx1920	X																				
MIPI_TYPE	In	VCC	MIPI type selection. (Default pull low) MIPI_TYPE=H, R/L type. MIPI_TYPE=L, Multi-drop type. (XOR reg page0 0xB8[4])																				
LNSW1 LNSW0	In	VCC	MIPI data lane swap. (Default LNSW[1:0]=11b) Please refer chapter 4.4. (XOR reg page0 0xB8[3:2])																				
MIPI_LAN0 MIPI_LAN1	In	VCC	MIPI lane number configuration. (Default MIPI_LAN[1:0]=11b) <table border="1" data-bbox="516 1617 1389 1763"> <thead> <tr> <th>MIPI_LAN1</th><th>MIPI_LAN0</th><th>MIPI Lane number</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>Reserve</td></tr> <tr> <td>0</td><td>1</td><td>2 Lanes</td></tr> <tr> <td>1</td><td>0</td><td>Reserve</td></tr> <tr> <td>1</td><td>1</td><td>4 Lanes</td></tr> </tbody> </table> (XOR reg page0 0xB8[1:0])	MIPI_LAN1	MIPI_LAN0	MIPI Lane number	0	0	Reserve	0	1	2 Lanes	1	0	Reserve	1	1	4 Lanes					
MIPI_LAN1	MIPI_LAN0	MIPI Lane number																					
0	0	Reserve																					
0	1	2 Lanes																					
1	0	Reserve																					
1	1	4 Lanes																					
PNSW	In	VCC	MIPI data lane P/N swap. (Default pull low) PNSW=H, P/N swap PNSW=L, P/N normal (XOR reg page0 0xB8[5])																				
GOA_EN	In	VCC	GOA function enable. (Default pull high) GOA_EN=H, GOA function is enable. GOA_EN=L, GOA function is disable. (XOR reg page0 0xB8[7])																				

Pin name	I/O	I/O power	Description
NBW	In	VCC	Normal display selection. (Default pull high) NBW=H, Normal black panel type. NBW=L, Normal white panel type. (XOR reg page0 0xB2[1])
CLK_EXT	In	VCC	External CLK input for TCON. This pin is for Test only. Float it if not used. (Default pull high)
CSB	In	VDD	SPI chip select. Suggest reserving test pad for debug. (Default pull high)
SCK	In	VDD	SPI clock input. Suggest reserving test pad for debug. (Default pull high)
SDAI	In	VDD	SPI data input. Suggest reserving test pad for debug. (Default pull high)
SDAO	Out	VDD	SPI data output. Suggest reserving test pad for debug. Float it if not used.
BIST_ENB	In	VCC	BIST pattern selection. (Default pull high) BIST_ENB=H, Self test mode is disable. BIST_ENB=L, Self test mode is enable. (XOR reg page0 0xB2[0])
BISTAUTO	In	VCC	BIST display automatically change pattern. (Default pull high) BISTAUTO=H, Automatically change pattern BISTAUTO=L, Fix pattern
LED_EN	In	VCC	LEDON output control. (Default pull high) LED_EN=H, LEDON output enable LED_EN=L, LEDON output disable (XOR reg page0 0xB3[2])
LEDON	Out	VDD	LED driver enable/ disable control signal. Float it if not used. Control by pin LED_EN XOR reg page0 0xB3[2] and power on/off sequence
DIMO	Out	VDD	PWM control signal for brightness of the LED backlight. This pin is connected to the external LED driver. Float it if not used.
PWMI	In	VDD	PWM signal input for DIMO. Control by page4 0xB7[2]. (Default pull high)
TP_SYNC	Out	VDD	Sync signal for touch panel. Float it if not used.
VCC_EN	In	VDD	VCC regulator output selection. (Default pull high) VCC_EN=H, VCC output regulator is enable. VCC_EN=L, VCC output regulator is disable.
VCOM_EN	In	VCC	VCOM OP enable. (Default pull high) VCOM_EN=H, VCOM OP enable, output VCOM VCOM_EN=L, VCOM OP disable, output floating
RP1EN	In	VCC	1st repair OP on/off control. (Default pull high) RP1EN=H, Repair OP enable RP1EN=L, Repair OP disable (XOR reg page0 0xB6[6])
RP2EN	In	VCC	2nd repair OP on/off control. (Default pull high) RP2EN=H, Repair OP enable RP2EN=L, Repair OP disable (XOR reg page0 0xB6[5])

4.1.2 Synchronize pin

Pin name	I/O	Description
SYNC1_R ~ SYNC12_R	In/Out	Synchronized signals between master and slave. These pins at right side of chip.
SYNC1_L ~ SYNC12_L	In/Out	Synchronized signals between master and slave. These pins at left side of chip.

4.1.3 MIPI interface

Pin name	I/O	Description
CLKP/CLKN	In	MIPI clock input pin.
DP0/DN0		
DP1/DN1		
DP2/DN2		
DP3/DN3		
	In	MIPI data input pin.

Note: (1) IO cell voltage is VCC_IF.

4.1.4 Gate driver (GOA) control pin

Pin name	I/O	Description
GOUT1_R ~ GOUT20_R	Out	GOA control signal at right side.
GOUT1_L ~ GOUT20_L	Out	GOA control signal at left side.

Note: (1) IO cell voltage is between VGH and VGL.

4.1.5 Source output pin

Pin name	I/O	Description
S0	Out	Source output pin. It is available when zigzag function enable.
S1~S1800	Out	Source output pin.
S1801,S1802	Out	Source output pin. It is available when zigzag function enable.

Note: (1) IO cell voltage is between VSP and VSN.

4.1.6 Charge pump and regulator pin

Pin name	I/O	Description
VCC	Out	Regulator voltage for digital circuit. (1.55V)
VCC_IF	Out	Regulator voltage for MIPI interface circuit. (1.55V)
VGPH	Out	Regulator high voltage for positive gamma. (4V ~ 5.5V)
VGPL	Out	Regulator low voltage for positive gamma. (0.1V ~ 1.6V)
VGNH	Out	Regulator high voltage for negative gamma. (-4V ~ -5.5V)
VGNL	Out	Regulator low voltage for negative gamma. (-0.1V ~ -1.6V)
VLPH	Out	Regulator output for MIPI LP mode. (1.2V)
VCOMO	Out	VCOM op output. (-0.2V ~ -2.75V)
VCL	Out	Regulator output voltage for source level shift. (-2.4V)
DRVH3		
DRVH2		
DRVH1		VGH charge pump control signals. Float it if not used.
DRVL2		
DRVL1		VGL charge pump control signals. Float it if not used.
VSP_O	Out	VGH charge pump control signals. Float it if not used.
VSN_O	Out	VGL charge pump control signals. Float it if not used.
RP1O	Out	1st repair OP output. Float it if not used.
RP2O	Out	2nd repair OP output. Float it if not used.
RP1I	In	1st repair OP input. Float it if not used.
RP2I	In	2nd repair OP input. Float it if not used.

Note: (1) IO cell voltage is based on supply capability.

4.1.7 Power and ground pin

Pin name	I/O	Description
VDD	Power	Power supply for digital power regulator. (1.7V~2.0V)
VSN	Power	Power supply for analog circuit. (-4.5V ~ -6V)
VSP	Power	Power supply for analog circuit. (4.5V ~ 6V)
VGL	Power	Power supply for GOA and gate drive. It provides from internal or external power. This supply voltage must be connected to the chip, even GOA function doesn't use. (-6.7V ~ -16.0V)
VGL1_L/R	Power	Power supply for Gait provides different voltage level for GOUT_R7/GOUT_R8/GOUT_L7/GOUT_L8 output. If don't use, connect the pins to VGL. (-6.7V ~ -16.0V)
VGH	Power	Power supply for GOA and gate drive. It provides from internal or external power. This supply voltage must be connected to the chip, even GOA function doesn't use. (8.7V ~ 18.0V)
VPP	Power	Power supply for OTP. Reserve 0.1 CAP. connected to GND for using internal VPP. Float it for normal operation. (8.5V)
VSS	GND	Ground for digital circuit. (0V)
VSS_IF	GND	Ground for MIPI interface. (0V)
VSSA	GND	Ground for analog circuit. (0V)

4.1.8 Others

Pin name	I/O	Description
TESTOUT0 ~ TESTOUT7	Out	Test pin. Float these pin for normal operation.
TESTIN0 ~ TESTIN13	In	Test pin. Float these pin for normal operation.
TESTA1 TESTA2	Out	Test pin. Float these pin for normal operation.
TP0,TP1	In	Test pin. Float these pin for normal operation.
COMR1 COMR2	-	VCOM through pin.
COML1 COML2	-	VCOM through pin.
COM3~5	-	Bonding impedance measure pin.
SHIELDING	-	Chip shielding pads. It is floating internal.

4.2 Value of wiring resistance to each pin

The input wiring resistance values affect power or signal integrity and the display quality. So be sure to design using values that do not exceed those recommendations as below.


Pin Type	Pin Name	Resistance value(Ω)	Capacitance value(pF)
Power & Ground	VDD	< 3	-
	VSP, VSN	< 3	-
	VSS	< 3	-
	VSS_IF	< 5	-
	VCC_IF	< 5	-
	VCC	< 3	-
	VSSA	< 3	-
Charge Pump & Regulator	VLPH	< 5	-
	VGL/VGL1	< 5	-
	VGH	< 5	-
	VCOMO	< 10	-
	VGPH	< 10	-
	VGPL	< 10	-
	VGNH	< 10	-
	VGNL	< 10	-
	VCL	< 5	-
	DRVH1,DRVH2,DRVH3	< 5	-
	VSP_O, VSN_O	< 3	-
	DRV1,DRV2,DRV3	< 5	-
GOA	GOUT1_R~GOUT20_R	<100	-
	GOUT1_L~GOUT20_L	<100	-
MIPI Interface	CKP, CLKN	< 10	< 0.9
	DP0, DN0	< 10	< 0.9
	DP1, DN1	< 10	< 0.9
	DP2, DN2	< 10	< 0.9
	DP3, DN3	< 10	< 0.9
Synchronized signals	SYNC1_L	RC < 40ns	RC < 40ns
	SYNC2_L	RC < 40ns	RC < 40ns
	SYNC3_L	RC < 40ns	RC < 40ns
	SYNC4_L	RC < 40ns	RC < 40ns
	SYNC5_L	RC < 40ns	RC < 40ns
	SYNC6_L	RC < 40ns	RC < 40ns
	SYNC7_L	RC < 40ns	RC < 40ns
	SYNC8_L	RC < 40ns	RC < 40ns
	SYNC9_L	RC < 40ns	RC < 40ns
	SYNC10_L	RC < 40ns	RC < 40ns
	SYNC11_L	RC < 40ns	RC < 40ns
	SYNC12_L	RC < 40ns	RC < 40ns
	SYNC1_R	RC < 40ns	RC < 40ns
	SYNC2_R	RC < 40ns	RC < 40ns
	SYNC3_R	RC < 40ns	RC < 40ns
	SYNC4_R	RC < 40ns	RC < 40ns
	SYNC5_R	RC < 40ns	RC < 40ns
	SYNC6_R	RC < 40ns	RC < 40ns
	SYNC7_R	RC < 40ns	RC < 40ns
	SYNC8_R	RC < 40ns	RC < 40ns
	SYNC9_R	RC < 40ns	RC < 40ns
	SYNC10_R	RC < 40ns	RC < 40ns
	SYNC11_R	RC < 40ns	RC < 40ns
	SYNC12_R	RC < 40ns	RC < 40ns

Pin Type	Pin Name	Resistance value(Ω)	Capacitance value(pF)
Control & Hardware Configuration	ZIGZAG	< 200	-
	ZTYPE	< 200	-
	PWRMD	< 200	-
	RES0, RES1	< 200	-
	MIPI_TYPE	< 200	-
	BISTAUTO	< 200	-
	BIST_ENB	< 200	-
	CLK_EXT	< 100	-
	RESETB	< 100	-
	LNSW0, LNSW1	< 200	-
	GOA_EN	< 200	-
	NBW	< 200	-
	MIPI_LAN0, MIPI_LAN1	< 200	-
	MASL	< 200	-
	RP1EN	< 200	-
	RP2EN	< 200	-
	VCC_EN	< 200	-
	VCOM_EN	< 200	-
	LED_EN	< 200	-
	LEDON	< 200	-
	DIMO	< 200	< 20
	PWMI	< 200	< 20
	CSB	< 200	-
	SCK	< 200	-
	SDAI	< 200	-
	SDAO	< 200	< 20

Table 4.1: Wiring resistance values

4.3 Hardware pin configuration for FPC/PCB

Here is shows hardware pin configuration of Master and Slave.



Note: (1) PWRMD is low. The system only needs to supply three powers VDD, VSP and VSN.
 (2) The settings apply to 1200RGBx1920 GOA zigzag type0 panel and use 4 lanes multi-drop mihi input.
 (3) Use internal VCOM.

Figure 4.1: Hardware pin configuration example

4.4 MIPI interface pin mapping table

This table shows the mapping with pad name and MIPI lanes. It could configure by hardware pin LNSW0 and LNSW1.

- LNSW0 and LNSW1 are for swap MIPI data pair.

Pad Name Configuration		DP3	DN3	DP2	DN2	CLKP	CLKN	DP1	DN1	DP0	DN0
LNSW0	LNSW1	MIPI lanes mapping table									
0	0	DP0	DN0	DP3	DN3	CLKP	CLKN	DP2	DN2	DP1	DN1
1	0	DP2	DN2	DP3	DN3	CLKP	CLKN	DP0	DN0	DP1	DN1
0	1	DP3	DN3	DP0	DN0	CLKP	CLKN	DP1	DN1	DP2	DN2
1	1	DP3	DN3	DP2	DN2	CLKP	CLKN	DP1	DN1	DP0	DN0

Note: (1) Mark is default.

Table 4.2: MIPI interface mapping table

4.5 MIPI interface type selection

There are two types of MIPI interface in this chip – Multi-Drop and RL.

Multi-drop type consist of two chips and works through same MIPI bus. The buses have the advantage of simplicity, but bad latency is between two chips.




Figure 4.2: MIPI multi drop type interface

RL type is a point-to-point interconnect between the application processor and HX8279-D01. The buses have the advantage of high band width and low latency.




Figure 4.3: MIPI RL type interface

4.6 Application block diagram

Here is shows application for HX8279-D01. If use external VGH/VGL, VGH/VGL must connect to HX8279-D01 in all application.




Figure 4.4: Application for 1200RGBx1920 with external GD




Figure 4.5: Application for 1200RGBx1920 with single side of GOA




Figure 4.6: Application for 1200RGBx1920 with two side of GOA




Figure 4.7: Application for 600RGBx1024 with single side of GOA




Figure 4.8: Application for 600RGBx1024 with two side of GOA

5. Power Application

5.1 Application power circuit




Figure 5.1: Power function typical application

5.2 Power generation diagram

5.2.1 Power generation diagram

The HX8279-D01 incorporates external charge pump control signals for VGH/VGL.





Figure 5.2: Power architecture

5.3 Power circuit structure

5.3.1 Internal VGH/VGL

This case is used external VSP/VSN to generate VGH/VGL.

- Main voltages from external power IC, then supply to master and slave
 - VDD
- External voltage supply to master and slave
 - VSP and VSN
- Voltages are generated by external charge pump of master, then supply to slave
 - VGL and VGH
- Voltages are generated by regulator of master, then supply to slave.
 - VCL, VCOM, VGPH, GPL, VGNH, and VGNL
- Voltages are generated by regulator of Master and Slave, then to connect wire together each other
 - VCC, VCC_IF, and VLPH



Note: (1) Slave IC only enables regulator for VCC, VCC_IF, and VLPH. Others power functions are all disable when cascade mode is used.

(2) Reserve D9 to prevent latch up issue.


(3) "X" means don't care. It can set to high, low or floating.

Figure 5.3: External VSP/VSN and internal VGH/VGL power structure

5.3.2 External VGH/VGL

This case is used all external power supply voltage

- Main voltages from external power IC, then supply to Master and Slave.
 - VDD
- External voltage supply to Master and Slave.
 - VSP, VSN, VGH, and VGL
- Voltages are generated by regulator of Master, then supply to Slave.
 - VCL, VCOM, VGPH, VGPL, VGNH, and VGNL
- Voltages are generated by regulator of Master and Slave, then to connect wire together each other.
 - VCC, VCC_IF, and VLPH



HW Set	Master	Slave
PWRMD	H	H
VCC_EN	H	H

Note: (1) Slave IC only enables regulator for VCC, VCC_IF, and VLPH. Others power functions are all disable when cascade mode is used.


Figure 5.4: All power is from external power IC

5.4 Power on/off sequence

5.4.1 Power on sequence PWRMD=0 → Max. Power on time=7.0VS

After reset state or exit STB mode, the power on sequence will start.

To prevent the device from damage due to latch up, The VGL will be earlier than VGH. At 2.25VS the VGL negative high voltage will be generated via the external charge pump circuit. Then at 2.5VS the VGH positive high voltage can be generated via the external charge pump circuit. One SCHOTTKY diode is necessary between VGL and GND when VDD and VSP start at the same time.



Note: (1) Finish to write the GOA MUX (page1 registers) and GOA timing setting (page3 registers) within 50ms after reset pulls to high.

Figure 5.5: Power on sequence with PWRMD=0 and repair OP disable

5.4.2 Power off sequence PWRMD=0 → Max. Power off time=5.0VS

When enter STB mode, the STBYB signal will be set to low. The power off sequence will start.

Power-off sequence External VSP/VSN. Internal VGH/VGL.





Figure 5.6: Power off sequence with PWRMD=0

5.4.3 Power on sequence PWRMD=1 → Max. Power on time=6.0VS

After reset state or exit STB mode, the power on sequence will start. One SCHOTTKY diode is necessary between VGL and GND when VDD and VSP start at the same time.



Note: (1) Finish to write the GOA MUX (page1 registers) and GOA timing setting (page3 registers) within 50ms after reset pulls to high

Figure 5.7: Power on sequence with PWRMD=1 and repair OP disable

5.4.4 Power off sequence PWRMD=1 → Max. Power off time=4.5VS

When enter STB mode, the STBYB signal will be set to low then the power off sequence will start.




Figure 5.8: Power off sequence with PWRMD=1

6. Panel Application


HX8279-D01 can support display resolution up to 1920 for vertical active line, and 1200RGB for horizontal active line. It also can support 2 type of driving method – Stripe and Zigzag. When horizontal display resolution is over 600RGB, the chip cascade mode must be used. A cascade connection can synchronize signals between 2 chips. We are called master and slave.

HX8279-D01 also can generate gate controller timing. These signals can support for general gate driver or GOA (**Gate driver on Array**).

6.1 Display resolution

6.1.1 Display resolution configuration

Resolution selection can set by hardware or register. Hardware pin name is RES0 ~ RES1. Register address is locates 0xB3[1:0] at page0. The relationship between pin and register is shows below.

Combination Logic	Formula		
	RES0(1)(PIN)	RES0(1)(REG)	RES0(1)(TCON)
	0	0	0
	0	1	1
	1	0	1
	1	1	0

TCON RES[1:0]	Resolution
00	1200RGB x 1600 (default)
01	1080RGB x 1920
10	600RGB x 1024
11	1200RGB x 1920

Note: (1) 600RGBx1024 only for one chip application.

Table 6.1: Display resolution setting

6.1.2 Source output channel valid range

The channel of available output depends on the horizontal resolution, and non-available channel always locate at centre channel numbers. The source output pin must be floating if don't used.

Horizontal resolution	Master IC			Slave IC		
	Enable channel	Disable channel	Enable channel	Enable channel	Disable channel	Enable channel
1200 RGB	1 - 900	x	901 - 1800	1 - 900	x	901 - 1800
1080 RGB	1 - 810	811 - 990	991 - 1800	1 - 810	811 - 990	991 - 1800
600 RGB	1 - 900	x	901 - 1800		x	

Note: (1) 600RGB is only for one chip application.

Table 6.2: Source output enable/disable channel for stripe panel

Channel number 0, 1801 and 1802 is only for zigzag driving method.

Horizontal resolution	Master IC			Slave IC		
	Enable channel	Disable channel	Enable channel	Enable channel	Disable channel	Enable channel
1200 RGB	0 - 900	x	901 - 1800	0 - 900	x	901 - 1802
1080 RGB	0 - 810	811 - 990	991 - 1800	0 - 810	811 - 990	991 - 1802
600 RGB	0 - 900	x	901 - 1802		x	

Note: (1) 600RGB is only for one chip application.

Table 6.3: Source output enable/disable channel for zigzag panel

6.2 Cascade connection

6.2.1 Cascade mode of synchronized signals

Synchronized signal is for synchronization with master and slave. Others function is gate control signal. The gate timing can be for external gate driver. This gate control signals isn't support dual gate timing.




Figure 6.1: Cascade mode of synchronized signals

6.2.2 Synchronized signals of two chips cascade

Name	I/O	Description of master	I/O	Description of slave
SYNC1_R	O	POL sync signal to Slave.	O	/XAO: Gate output all on.
SYNC2_R	O	GAS sync signal to Slave.	O	OE: Output enables control.
SYNC3_R	O	NO_MIPI sync signal to Slave / BIST sync signal to Slave.	O	UD: Shift direction control signal.
SYNC4_R	I	CABC sync signal from Slave / DPHY scan in.	O	CPV to external GD.
SYNC5_R	O	CABC sync signal to Slave	O	UD=0, STV output control signal. UD=1, This pin is Hi-z.
SYNC6_R	O	CABC sync signal to Slave / DPHY scan out.	O	UD=1, STV output control signal. UD=0, This pin is Hi-z.
SYNC7_R	I	CABC sync signal from Slave	O	-
SYNC8_R	I/O	No MIPI signal between master and Slave.	O	-
SYNC9_R	O	Internal sync signal	O	Internal sync signal
SYNC10_R	O	Internal sync signal	O	Internal sync signal
SYNC11_R	O	Internal sync signal	O	Internal sync signal
SYNC12_R	O	Internal sync signal	O	Internal sync signal
Name	I/O	Description of master	I/O	Description of slave
SYNC1_L	O	/XAO: Gate output all on.	I	POL sync signal from Master.
SYNC2_L	O	OE: Output enables control.	I	GAS sync signal from Master.
SYNC3_L	O	UDB: Shift direction control signal. (UDB always is inversion of UD)	I	NO_MIPI sync signal from Master / BIST sync signal from Master.
SYNC4_L	O	CPV to external GD.	O	CABC sync signal to Master / DPHY scan out.
SYNC5_L	O	UDB=1, STV output control signal. UDB=0, This pin is Hi-z.	I	CABC sync signal from Master
SYNC6_L	O	UDB=0, STV output control signal. UDB=1, This pin is Hi-z.	I	CABC sync signal from Master / DPHY scan in.
SYNC7_L	O	-	O	CABC sync signal to Master
SYNC8_L	O	-	I/O	No MIPI signal between master and Slave.
SYNC9_L	O	Internal sync signal	O	Internal sync signal
SYNC10_L	O	Internal sync signal	O	Internal sync signal
SYNC11_L	O	Internal sync signal	O	Internal sync signal
SYNC12_L	O	Internal sync signal	O	Internal sync signal

Table 6.4: Synchronized signals decryption with two chip cascade

6.2.3 Synchronized signals of one chip application

The chip is used for one chip application. Both side of chip are synchronized signals.

Name	I/O	Description of SYNC_R	I/O	Description of SYNC_L
SYNC1	O	/XAO: Gate output all on.	O	/XAO: Gate output all on.
SYNC2	O	OE: Output enables control.	O	OE: Output enables control.
SYNC3	O	UD: Shift direction control signal.	O	UDB: Shift direction control signal. (UDB always is inversion of UD)
SYNC4	O	CPV to external GD.	O	CPV to external GD.
SYNC5	O	UD=H, This pin is Hi-z. UD=L, STV output control signal.	O	UDB=H, STV output control signal. UDB=L, This pin is Hi-z.
SYNC6	O	UD=H, STV output control signal. UD=L, This pin is Hi-z.	O	UDB=H, This pin is Hi-z. UDB=L, STV output control signal.
SYNC7	O	-	O	-
SYNC8	O	-	O	-
SYNC9_L	O	-	O	-
SYNC10_L	O	-	O	-
SYNC11_L	O	-	O	-
SYNC12_L	O	-	O	-

Table 6.5: Synchronized signals description with one chip application

6.3 GOA function

The HX8279-D01 can support GOA/GIP (Gate driver on array) function. The function enable can set by hardware or register. Hardware pin name is GOA_EN. Register address is locates 0xB8[7] at page0. The relationship between pin and register is shows below.

Combination Logic		Truth table		
		PIN	REG	To TCON
GOA_EN (pin)	XOR	0	0	0
GOA_EN (reg)	XOR	0	1	1
		1	0	1 (Default)
		1	1	0

Table 6.6: Truth table of GOA enable

SEL[5:0]	GOA Output						
0x00	VGL	0x0A	CKV6	0x14	GCKB	0x1E	CKV12
0x01	STV1	0x0B	CKV7	0x15	DIR	0x1F	CKV13
0x02	STV2	0x0C	CKV8	0x16	DIRB	0x20	CKV14
0x03	STV3	0x0D	CLR1	0x17	STV5	0x21	CKV15
0x04	STV4	0x0E	CLR2	0x18	STV6	0x22	CKV16
0x05	CKV1	0x0F	CLR3	0x19	STV7	0x23	FLC1B
0x06	CKV2	0x10	CLR4	0x1A	STV8	0x24	FLC2B
0x07	CKV3	0x11	FLC1	0x1B	CKV9	0x26	VGH
0x08	CKV4	0x12	FLC2	0x1C	CKV10		
0x09	CKV5	0x13	GCKA	0x1D	CKV11		

Table 6.7: GOA pin mapping table

6.4 Panel structure

6.4.1 Driving method for panel structure

HX8279-D01 can support 2 types of driving method – stripe and zigzag. The normal application is stripe. However for special case will be used zigzag. The number 0, 1801 and 1802 of source output channel is for zigzag.






Figure 6.2: 1200RGBx1600 stripe driving method



Note: (1) Dummy data is setting by ZDATA[7:0] of register(reg page0 0xB5).
(2) Ztype is "0", the zigzag type is 0.

Figure 6.3: 1200RGBx1600 zigzag type0 driving method



Note: (1) Dummy data is setting by ZDATA[7:0] of register(reg page0 0xB5).
(2) Ztype is "1", the zigzag type is 1.

Figure 6.4: 1200RGBx1600 zigzag type1 driving method

7. MIPI Interface


HX8279-D01 supports 2 types MIPI:

- Multi-Drop type, support 2 Lanes and 4 Lanes only.
- Left/right type, support 2+2 Lanes and 4+4 Lanes only.


7.1 MIPI total bandwidth and maximal operation frequency

The maximum operation frequency per lane = 1Gbps.


Multi-Drop MIPI (4 Lanes) :




Multi-Drop MIPI (2 Lanes) :



Left / Right MIPI (4 Lanes) :



Left / Right MIPI (2 Lanes) :



7.2 DSI protocol

The protocol layer appends packet-protocol information and headers. The receiver side of a DSI Link performs the converse of the transmitter side, decomposing the packet into parallel data, signal events and commands. The DSI protocol permits multiple packets which is useful for events such as peripheral initialization, where many registers may be loaded separate write commands at system startup. Below figure is illustrates multiple HS Transmission packets.





Figure 7.1: Multiple packets transmission

The packet includes two types which are Long packet and Short packet. The first byte of the packet, the Data Identifier (DI), includes information specifying the type of the packet. Command Mode systems send commands and an associated set of parameters, with the number of parameters depending on the command type.

Short packets are four bytes in length including the ECC. Short packet is used for most Command Mode commands and associated parameters. Where Short packets format include an 8-bit Data ID followed by two command or data bytes and an 8-bit ECC. Below figure is shows the structure of the Short packet.




Note: (1) DI (Data ID): Contain Virtual Channel Identifier and Data Type.

ECC (Error Correction Code): The Error Correction Code allows single-bit errors to be corrected and 2-bit errors to be detected in the Short Packet.

Figure 7.2: Structure of the short packet

Long packets specify the payload length using a two-byte Word Count Field and then the payload maybe from 0 to 65,535 bytes in length. Thus Long packets permit transmission of large blocks of pixel or other data. Figure 7.3 shows the structure of the Long packet. Long Packet Header composed of three elements: an 8-bit Data Identifier, a 16-bit Word Count, and 8-bit ECC. An application-specific Data Payload has Word Count * bytes following the Packet Header. The Packet Footer has one element, a 16-bit checksum. Long packets can be from 6 to 65,541 bytes in length. Where 65,541 bytes = 4 bytes PH + ($2^{16}-1$) bytes Payload + 2 bytes PF



Note: (1) DI (Data ID): Contain Virtual Channel Identifier and Data Type.

WC (Word Count): The receiver uses WC to determine the packet end.

ECC (Error Correction Code): The Error Correction Code allows single-bit errors to be corrected and 2-bit errors to be detected in the Packet Header.

PF (Packet Footer): Mean 16-bit Checksum.

Figure 7.3: Structure of the long packet

According to packet form, basic elements include DI and ECC. Below Table is shows format of Data ID.


DI7	DI6	DI5	DI4	DI3	DI2	DI1	DI0
VC (Virtual Channel)				DT (Data Type)			

Note: (1) DI[7:6]→These two bits identify the data as directed to one of four virtual channels.

DI[5:0]→These six bits specify the Data Type, which specifies the size, format, and in some case, the interpretation of the packet contents.

Table 7.1: Format of data ID

Due to Data Type (DT) mean format of transmission type. Below Figure 7.5 is shows short / long-packet transmission command sequence. Long packet writes command / parameters / pixel Data



Note: (1) DI: Write suitable Data type.


WC: Write number of Payload Data.

Ex: One CMD write, WC setting as 1.

CMD+PAs write, WC setting as number of (**CMD+PAs**).

CMD+DATA write, WC setting as number of (**CMD+Pixel DATA**).

Figure 7.4: Long packet writes command / parameters



Note: (1) D I: Write suitable Data type.

Ex: One CMD write, DI+DCS WR CMD

CMD+PAs write, DI+DCS WR CMD+PAs.

Figure 7.5: Show short-packet / long-packet transmission command sequence

7.3 Processor to peripheral (forward direction) packets data types

The set of transaction types sent from the host processor to a peripheral, such as a display module, are shown in Table 6.2 Data Types for Processor-sourced Packets.

Data type (Hex)	Data type (Binary)	Description packet	Size
01h	00_0001	Sync Event, V Sync Start	Short
11h	01_0001	Sync Event, V Sync End	Short
21h	10_0001	Sync Event, H Sync Start	Short
31h	11_0001	Sync Event, H Sync End	Short
08h	00_1000	End of Transmission packet (EoTp)	Short
22h	10_0010	Shut Down Peripheral Command	Short
32h	11_0010	Turn On Peripheral Command	Short
03h	00_0011	Generic Short WRITE, no parameter	Short
13h	01_0011	Generic Short WRITE, 1 parameter	Short
23h	10_0011	Generic Short WRITE, 2 parameter	Short
04h	00_0100	Generic READ, no parameter	Short
14h	01_0100	Generic READ, 1 parameter	Short
24h	10_0100	Generic READ, 2 parameter	Short
05h	00_0101	DCS Short WRITE, no parameter	Short
15h	01_0101	DCS Short WRITE, 1 parameter	Short
06h	00_0110	DCS READ, no parameters	Short
37h	11_0111	Set Maximum Return Packet Size	Short
09h	00_1001	Null Packet, no data	Long
19h	01_1001	Blanking Packet, no data	Long
29h	10_1001	Generic Long Write	Long
39h	11_1001	DCS Long Write/write LUT Command Packet	Long
0Eh	00_1110	Packed Pixel Stream, 16-bit RGB, 5-6-5 Format	Long
1Eh	01_1110	Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long
2Eh	10_1110	Loosely Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long
3Eh	11_1110	Packed Pixel Stream, 24-bit RGB, 8-8-8 Format	Long
x0h and xFh, unspecified	xx_0000 xx_1111	DO NOT USE All unspecified codes are reserved	-

Table 7.2: Data types for processor-sourced packets

Under tables list all detail function of all data types

Sync event (H start, H end, V start, V end), data type=xx 0001 (x1h)		
Data type (Hex)	Function description	Number of byte
01h	V Sync start, Start of VSA pulse.	
11h	V Sync End, End of VSA pulse.	
21h	H Sync Start, Start of HSA pulse.	
31h	H Sync End, End of HSA pulse.	4 bytes (DI+00h+00h+ECC)

Note: (1) V Sync Start and V Sync End event represents the start and end of the VSA, respectively. Similarly H Sync Start and H Sync End event represents the start and end of the HSA, respectively.

End of Transmission packet (EoT)		
Data type (Hex)	Function description	Number of byte
08h	End of Transmission packet (EoTp).	4 bytes (DI+00h+00h+ECC)

Display status (shutdown command, turn-on command)		
Data type (Hex)	Function description	Number of byte
22h	Shutdown Peripheral command that turns off the display in a Video Mode display for power saving.	
32h	Turn On Peripheral command that turns on the display in Video Mode display for normal display.	4 bytes (DI+00h+00h+ECC)

Note: (1) When use shutdown command; interface shall remain powered in order to receive the turn-on, or wake-up, command.

Generic Short WRITE Packet with 0,1,2 parameter		
Data type (Hex)	Function description	Number of byte
03h	Generic Short WRITE, no parameter.	(DI+00h+00h+ECC)
13h	Generic Short WRITE, 1 parameter.	(DI+P1+00h+ECC)
23h	Generic Short WRITE, 2 parameter.	(DI+P1+P2+ECC)

Note: (1) P1=parameter1, P2=parameter2

Generic READ Request with 0,1,2 parameter		
Data type (Hex)	Function description	Number of byte
04h	Generic READ no parameter.	(DI+00h+00h+ECC)
14h	Generic READ 1 parameter.	(DI+P1+00h+ECC)
24h	Generic READ 2 parameter.	(DI+P1+P2+ECC)

Note: (1) P1=parameter1, P2=parameter2

DCS Show WRITE Command with 0,1 parameter		
Data type (Hex)	Function description	Number of byte
05h	DCS Short WRITE, no parameter.	(DI+DCS+00h+ECC)
15h	DCS Short WRITE, 1 parameter.	(DI+DCS+P1+ECC)

Note: (1) P1=parameter1, DCS=DCS Command

DCS command setting

Data type (Hex)	Function description	Number of bytes
06h	DCS Read command, the returned data may be of Short or Long packet format.	4 bytes (DI+DCS CMD+00h+ECC)
39h	DCS Long Write/ Write _ LUT Command is used to send larger blocks of data to a display module that implements the Display Command Set.	Up to 65541 bytes (DI+WC+ECC+DCS CMD +Payload DATA+PF)

- Note:** (1) For write part, If DCS Short Write command is followed by BTA, the peripheral shall respond with ACK when no error was detected in the transmission (**Host → Slave**). Unless an error was detected, the peripheral shall respond with Acknowledge with Error Report.
- (2) When use DCS Read Command, the Set Max Return Packet Size command will limit the size of returning packets.
- (3) The peripheral shall respond to DCS Read Command Request in one of the following ways:
- If an error was detected and corrected in Packet Header field by the peripheral, it shall send *Acknowledge with Error Report*. So the peripheral shall transmit the requested READ data packet with suitable ECC in the same transmission.
 - If no error was detected by the peripheral, it shall send the requested READ packet (**Short or Long**) with appropriate ECC and Checksum, if either or both features are enabled.
- (4) One byte \leq Length of payload DATA $\leq 2^{16}-1$

Return packet size setting

Data type (Hex)	Function description	Number of bytes
37h	Set Maximum Return Packet Size that specifies the maximum size of the payload in a Long packet transmitted from peripheral back to the host processor.	4 bytes (DI+Maximum Return Packet Size+ECC)

- Note:** (1) The two-byte value is transmitted with LS byte first. And during a power-on or Reset sequence, the Maximum Return Packet Size shall be set by the peripheral to a default value of one.


Variable data packet

Data type (Hex)	Function description	Number of bytes
09h	Null Packet is a mechanism for keeping the serial Data Lane(s) in High-Speed mode while sending dummy data.	Up to 65541 bytes (DI+WC+ECC+DCS CMD+Payload DATA +PF)
19h	Blanking packet is used to convey blanking timing information in a Long packet.	


- Note:** (1) When Null Packet, the Payload Data belong "null" Data, actual data values sent are irrelevant because the peripheral does not capture or store the data.
- (2) When Blanking packet, the packet represents a period between active scan lines of a Video Mode display.

Data stream format – 16bit Format

Data type (Hex)	Function description	Number of bytes
0Eh	Packed Pixel Stream 16-Bit Format is used to transmit image data formatted as 16-bit pixels to a Video Mode display module. Pixel format is “(5-bit) red, (6-bit) green and (5-bit) blue”.	Up to 65541 bytes (DI+WC+ECC+DCS CMD+Payload DATA+ PF)




Note: (1) Within a color component, the “LSB is sent first, the MSB last”.

Data stream format – 18bit Format

Note: (1) Within a color component, the LSB is sent first and the MSB last and pixel boundaries only line up with byte boundaries every four pixels (**nine bytes**). Preferably, display modules employing this format have a horizontal extent (**width in pixels**) evenly divisible by four, so no partial bytes remain at the end of the display line data. It is possible to send pixel data that represent a line width that is not a multiple of four pixels, but display logic on the receiver end shall dispose of the extra bits of the partial byte at the end of active display and ensure a “clean start” for the next line.

Data stream format – 18bit Format

Data type (Hex)	Function description	Number of bytes
2Eh	Packed Pixel Stream 18-Bit Format, each R, G, or B color component is one byte form, but the valid pixel bits occupy bits [7:2] and bits [1:0] of are ignored. Pixel format is “(6-bit) red, (6-bit) green and (6-bit) blue”.	Up to 65541 bytes (DI+WC+ECC+DCS CMD+Payload DATA+PF)




The diagram illustrates the data stream format. At the top, a pixel is shown with three color components: Red (R0-R5), Green (G0-G5), and Blue (B0-B5), each 6 bits wide. Below this, a detailed view shows the byte boundaries: D0..D7, D0..D7, and D0..D7. The pixel is labeled "Pixel 1". Below the pixels, the data is organized into fields: Data Type (1 byte), Virtual channel (2 bytes), Word Count (1 byte), ECC (1 byte), Variable Payload Data (multiple bytes), and Checksum (2 bytes). The Variable Payload Data field is further divided into Packet Header (PH) and Packet Footer (PF). The PH contains Data Type, Virtual channel, Word Count, and ECC. The PF contains Checksum. The Variable Payload Data field itself contains multiple sets of 6-bit color components (Red, Green, Blue) for multiple pixels (Pixel 1, Pixel n).

Note: (1) Within a color component, the LSB is sent first, the MSB last and with this format, pixel boundaries line up with byte boundaries every three bytes.

Data stream forma – 24bit Format

Data Type (Hex)	Function Description	Number of bytes
3Eh	Packed Pixel Stream 24-Bit Format is used to transmit image data formatted as 24-bit pixels to a Video Mode display module. Pixel format is (8-bit) red, (8-bit) green and (8-bit) blue.	Up to 65541 bytes (DI+WC+ECC+DCS CMD +Payload DATA+PF)



The diagram illustrates the 24-bit Data Stream Format. At the top, a pixel structure is shown with three 8-bit color components: Red (R), Green (G), and Blue (B). The pixel is labeled "Pixel 1". Below this, the data is organized into a packet structure:

- Packet Header (PH):** Contains fields for **Data Type**, **Virtual channel**, **Word Count**, and **ECC**.
- Variable Payload Data:** Contains multiple **Pixel n** structures, each consisting of three 8-bit color components (Red, Green, Blue).
- Packet Footer (PF):** Contains fields for **Checksum**.



Byte boundaries are indicated by double-headed arrows between fields. For example, the **Word Count** field is 2 bytes long, and the **ECC** field is 1 byte long. The **Pixel n** fields are grouped together and have a total width of 2 bytes each. The entire packet structure is up to 65541 bytes long.

Note: (1) Within a color component, the LSB is sent first, the MSB last and with this format, pixel boundaries line up with byte boundaries every three bytes.



7.4 Display command set (DCS)

Command	Hex	Description	Number of Parameters
Enter invert mode	21h	Displayed image colors are inverted.	0
Enter sleep mode	10h	Power for the display panel is off.	0
Exit invert mode	20h	Displayed image colors are not inverted.	0
Exit sleep mode	11h	Power for the display panel is on.	0
Get display mode	0Dh	Get the current display mode from the peripheral.	1
Get power mode	0Ah	Get the current power mode.	1
Get signal mode	0Eh	Get display module signaling mode.	1
Nop	00h	No operation.	0
Set address mode	36h	Set the data order for transfers from the host to the display module and from the frame memory to the display device.	1
Set display off	28h	Blanks the display device.	0
Set display on	29h	Show the image on the display device.	0
Set tear off	34h	Synchronization information is not sent from the display module to the host processor.	0
Set tear on	35h	Synchronization information is sent from the display module to the host processor at the start of VFP	1
Set tear scan line	44h	Synchronization information is sent from the display module to the host processor when the display device refresh reaches the provided scan line.	2
Soft reset	01h	Software Reset.	0



7.4.1 Enter_invert_mode (21h)

21H	Enter invert mode (Display Inversion On)→INVON																
Direction	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	H→D	0	0	1	0	0	0	1	21								
Parameter	NO PARAMETER																
Description	<p>This command is used to enter into display inversion mode. This command makes no change of contents of frame memory. Every bit is inverted from the frame memory to the display. This command does not change any other status.</p> <p style="text-align: center;">(Example)</p> <div style="display: flex; justify-content: space-around; align-items: center;"> memory  display </div>																
Restriction	This command has no effect when module is already in inversion no mode.																
Register Availability	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>									Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability																
Sleep Out	Yes																
Sleep In	Yes																
Default	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display Inversion Off</td> </tr> <tr> <td>S/W Reset</td> <td>Display Inversion Off</td> </tr> <tr> <td>H/W Reset</td> <td>Display Inversion Off</td> </tr> </tbody> </table>									Status	Default Value	Power On Sequence	Display Inversion Off	S/W Reset	Display Inversion Off	H/W Reset	Display Inversion Off
Status	Default Value																
Power On Sequence	Display Inversion Off																
S/W Reset	Display Inversion Off																
H/W Reset	Display Inversion Off																
Flow Chart	 <pre> graph TD A([Invert mode off]) --> B[enter_invert_mode] B --> C([Invert mode on]) </pre>																



7.4.2 Enter_sleep_mode (10h)

10H	Enter_sleep_mode (Sleep In)→SLPIN								
Direction	D7 D6 D5 D4 D3 D2 D1 D0 HEX								
Command	H→D 0 0 0 1 0 0 0 0 10								
Parameter	NO PARAMETER								
Description	<p>This command causes the LCD module to enter the minimum power consumption mode. In this mode the DC/DC converter is stopped, Internal oscillator is stopped, and panel scanning is stopped.</p>  <p>MCU interface and memory are still working and the memory keeps its contents.</p>								
Restriction	This command has no effect when module is already in sleep in mode. Sleep In Mode can only be left by the Sleep Out Command (11h). It will be necessary to wait 5msec before sending next command; this is to allow time for the supply voltages and clock circuits to stabilize. It will be necessary to wait 120msec after sending Sleep Out command (when in Sleep In Mode) before Sleep In command can be sent.								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability								
Sleep Out	Yes								
Sleep In	Yes								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Sleep In Mode</td> </tr> <tr> <td>S/W Reset</td> <td>Sleep In Mode</td> </tr> <tr> <td>H/W Reset</td> <td>Sleep In Mode</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	Sleep In Mode	S/W Reset	Sleep In Mode	H/W Reset	Sleep In Mode
Status	Default Value								
Power On Sequence	Sleep In Mode								
S/W Reset	Sleep In Mode								
H/W Reset	Sleep In Mode								
Flowchart	<p>It takes 120msec to get into Sleep In mode after SLPIN command issued.</p>  <pre> graph TD AnyMode((Any Mode)) --> EnterSleepMode[enter_sleep_mode] EnterSleepMode --> BlankDisplayDevice([Blank Display Device]) BlankDisplayDevice --> PowerOffDisplayDevice([Power Off Display Device]) PowerOffDisplayDevice --> StopPowerSupply([Stop Power Supply]) StopPowerSupply --> StopInternalOscillator([Stop Internal Oscillator]) StopInternalOscillator --> SleepMode([Sleep Mode]) </pre>								


7.4.3 Exit_invert_mode (20h)

20H		Exit_invert_mode (Display Inversion Off)→INVOFF																
Direction		D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	H→D	0	0	1	0	0	0	0	0	20								
Parameter	NO PARAMETER																	
Description		<p>This command is used to recover from display inversion mode. This command makes no change of contents of frame memory. This command does not change any other status.</p> <p>(Example)</p> <p>memory display</p> 																
Restriction	This command has no effect when module is already in inversion off mode.																	
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display Inversion Off</td> </tr> <tr> <td>S/W Reset</td> <td>Display Inversion Off</td> </tr> <tr> <td>H/W Reset</td> <td>Display Inversion Off</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	Display Inversion Off	S/W Reset	Display Inversion Off	H/W Reset	Display Inversion Off
Status	Default Value																	
Power On Sequence	Display Inversion Off																	
S/W Reset	Display Inversion Off																	
H/W Reset	Display Inversion Off																	
Flow Chart	 <pre> graph TD A([Invert mode on]) --> B[exit_invert_mode] B --> C([Invert mode off]) </pre>																	


7.4.4 Exit_sleep_mode (11h)

11H	Exit_sleep_mode (Sleep Out)→SLPOUT								
Direction	D7 D6 D5 D4 D3 D2 D1 D0 HEX								
Command	H→D 0 0 0 1 0 0 0 1 11								
Parameter	NO PARAMETER								
Description	<p>This command turns off sleep mode. In this mode the DC/DC converter is enabled, Internal oscillator is started, and panel scanning is started.</p> 								
Restriction	<p>This command has no effect when module is already in sleep out mode. Sleep Out Mode can only be left by the Sleep In Command (10h). It will be necessary to wait 5msec before sending next command; this is to allow time for the supply voltages and clock circuits to stabilize. The display module loads all display supplier's factory default values to the registers during this 5msec and there cannot be any abnormal visual effect on the display image if factory default and register values are same when this load is done and when the display module is already Sleep Out -mode. The display module is doing self-diagnostic functions during this 5msec. It will be necessary to wait 120msec after sending Sleep In command (when in Sleep Out mode) before Sleep Out command can be sent.</p>								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>	Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability								
Sleep Out	Yes								
Sleep In	Yes								
Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>Sleep In Mode</td></tr> <tr> <td>S/W Reset</td><td>Sleep In Mode</td></tr> <tr> <td>H/W Reset</td><td>Sleep In Mode</td></tr> </tbody> </table>	Status	Default Value	Power On Sequence	Sleep In Mode	S/W Reset	Sleep In Mode	H/W Reset	Sleep In Mode
Status	Default Value								
Power On Sequence	Sleep In Mode								
S/W Reset	Sleep In Mode								
H/W Reset	Sleep In Mode								
Flow Chart	<p>It takes 120msec to become Sleep Out mode after SLPOUT command issued.</p>  <pre> graph TD SleepMode([Sleep mode]) --> ExitSleepMode[exit_sleep_mode] ExitSleepMode --> StartOscillator[Start internal Oscillator] StartOscillator --> StartPowerSupply[Start power supply] StartOscillator --> BlankDisplayDevice[Blank Display Device] StartPowerSupply --> PowerOnDisplayDevice[Power on display device] PowerOnDisplayDevice --> DisplayMemoryContents[Display memory contents] DisplayMemoryContents --> SleepModeOff([Sleep mode off]) </pre>								


7.4.5 Get_display_mode (0Dh)

0DH		Get display mode (Read Display Image Mode)→RDDIM															
Direction	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	H→D	0	0	0	1	1	0	1	0D								
1 st parameter	D→H	0	0	D5	0	0	0	0	xx								
Description	This command indicates the current status of the display : Bit D5 – Inversion On/Off '0' = Inversion is Off. '1' = Inversion is On. Bit D7,D6,D4,D3,D2,D1,D0- Not Defined Set to '0'																
Restrictions	-																
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>									Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability																
Sleep Out	Yes																
Sleep In	Yes																
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>No change</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>									Status	Default Value	Power On Sequence	00h	S/W Reset	No change	H/W Reset	00h
Status	Default Value																
Power On Sequence	00h																
S/W Reset	No change																
H/W Reset	00h																
Flow Chart	 <pre> graph TD HP[Host Processor] -- "get_display_mode" --> P1[Parameter 1] P1 --> DM[Display Module] </pre>																


7.4.6 Get_pixel_format (0Ch)

0C H		Get_pixel_format (Read Display COLMOD)→RDDCOLMOD															
	Direction	D7	D6	D5	D4	D3	D2	D1	D0	HEX							
Command	H→D	0	0	0	0	1	1	0	0	0C							
1 st parameter	D→H	0	D6	D5	D4	0	0	0	0	xx							
This command indicates the current status of the display as described in the table below:																	
Bit		Description				Comment											
D7		Reserved				Set to '0'											
D6		DPI Interface Pixel format				-											
D5						-											
D4						-											
D3		Reserved				Set to '0'											
D2		DBI Interface Pixel format -> Not Defined				Set to '0'											
D1						Set to '0'											
D0						Set to '0'											
Description																	
Bits D6, D5, D4 – DPI Pixel Format Definition Bits D2, D1, D0 – DBI Pixel Format Definition-> Not Defined.																	
Interface Color Format		D6		D5		D4											
Not Defined		0		0		0											
Not Defined		0		0		1											
Not Defined		0		1		0											
Not Defined		0		1		1											
Not Defined		1		0		0											
16 bit/pixel		1		0		1											
18 bit/pixel		1		1		0											
24 bit/pixel		1		1		1											
If a particular interface, either DSI or DPI, is not used then the corresponding bits in the parameter returned from the display module are undefined.																	
Restrictions																	
Register Availability		Status		Availability													
Sleep Out				Yes													
Sleep In				Yes													
Default		Status		Default Value													
Power On Sequence				24-bit/pixel													
S/W Reset				24-bit/pixel													
H/W Reset				24-bit/pixel													
Flow Chart						Host Processor											
						Display Module											

7.4.7 Get_power_mode (0Ah)

0AH	Get_power_mode (Read Display Power Mode)→RDDPM																
Direction	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	H→D	0	0	0	1	0	1	0	0A								
1 st parameter	D→H	0	0	0	D4	0	D2	0	xx								
Description	This command indicates the current status of the display as described in the table below:																
	Bit	Description			Comment												
	D7	Not Defined			Set to '0'												
	D6	Not Defined			Set to '0'												
	D5	Not Defined			Set to '0'												
	D4	Sleep In/Out			-												
	D3	Not Defined			Set to '0'												
	D2	Display On/Off			-												
	D1	Not Defined			Set to '0'												
	D0	Not Defined			Set to '0'												
Bit D4 – Sleep In/Out																	
'0' = Sleep In Mode.																	
'1' = Sleep Out Mode.																	
Bit D2 – Display On/Off																	
'0' = Display is Off.																	
'1' = Display is On.																	
Bit D7,D6,D5,D3,D1,D0 – Not Defined																	
Set to '0'																	
Restrictions	-																
Register Availability	Status		Availability														
	Sleep Out		Yes														
	Sleep In		Yes														
Default	Status		Default Value														
	Power On Sequence		00h														
	S/W Reset		00h														
	H/W Reset		00h														
Flow Chart	 <pre> graph TD Host[Host Processor] --> get_power_mode DM[Display Module] DM --> Parameter 1 Host </pre>																










7.4.8 Get_signal_mode (0Eh)

Get_signal mode (Read Display Signal Mode) → RDDSM																	
0EH	Direction	D7	D6	D5	D4	D3	D2	D1	D0	HEX							
Command	H→D	0	0	0	0	1	1	1	0	0E							
1 st parameter	D→H	D7	D6	0	0	0	0	0	0	xx							
Description	This command indicates the current status of the display as described in the table below: Bit D7 – Tearing Effect Line On/Off '0' = Tearing Effect Line Off. '1' = Tearing Effect On. Bit D6 – Tearing Effect Line Output Mode See section set_tear_on (35h) for mode definitions. '0' = Mode 0. (M=0) '1' = Mode 1. (M=1) Bit [D5:D0] –reserved Set to '0'.																
Restrictions	-																
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>									Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability																
Sleep Out	Yes																
Sleep In	Yes																
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>									Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																
Power On Sequence	00h																
S/W Reset	00h																
H/W Reset	00h																
Flow Chart	 <pre> graph TD Host[Host Processor] --> get_signal_mode Param1[/Parameter 1/] Param1 --- DM[Display Module] </pre>																



7.4.9 NOP (00h)

00H		NOP (No Operation)																	
	Direction	D7	D6	D5	D4	D3	D2	D1	D0	HEX									
Command	H→D	0	0	0	0	0	0	0	0	00									
Parameter	NO PARAMETER																		
Description	This command is an empty command; it does not have any effect on the display module. However it can be used to terminate Frame Memory Write as described in RAMWR (Memory Write) or RAMRD (Memory Read) command.																		
Restriction	-																		
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Sleep Out	Yes	Sleep In	Yes											
Status	Availability																		
Sleep Out	Yes																		
Sleep In	Yes																		
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>N/A</td> </tr> <tr> <td>S/W Reset</td> <td>N/A</td> </tr> <tr> <td>H/W Reset</td> <td>N/A</td> </tr> </tbody> </table>		Status	Default Value	Power On Sequence	N/A	S/W Reset	N/A	H/W Reset	N/A									
Status	Default Value																		
Power On Sequence	N/A																		
S/W Reset	N/A																		
H/W Reset	N/A																		
Flow Chart	-																		



7.4.10 Set_address_mode (36h)

36H	Set_address_mode (Memory Access Control)→MADCTL																
Direction	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	H→D	0	0	1	1	0	1	1	36								
1st parameter	H→D	0	0	0	0	BGR	0	MX	MY								
This command defines read/write scanning direction of frame memory. This command makes no change on the other driver status. Below table is bit assignment.																	
Description	Bit	Name	Description														
	B7	Not Defined	-														
	B6	Not Defined	-														
	B5	Not Defined	-														
	B4	Not Defined	-														
	B3	RGB-BGR ORDER (BGR)	Color selector switch control 0=RGB color filter panel, 1=BGR color filter panel														
	B2	Not Defined	-														
	B1	COLUMN ADDRESS ORDER (MX)	0= left to right , 1= right to left														
	B0	PAGE ADDRESS ORDER (MY)	0= top to bottom , 1= bottom to top														
Description						D0=0											
						D0=1											
						D1=0											
						D1=1											
						D3=0											
						D3=1											
Restriction	-																
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>									Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability																
Sleep Out	Yes																
Sleep In	Yes																
Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>00h</td></tr> <tr> <td>S/W Reset</td><td>No change</td></tr> <tr> <td>H/W Reset</td><td>00h</td></tr> </tbody> </table>									Status	Default Value	Power On Sequence	00h	S/W Reset	No change	H/W Reset	00h
Status	Default Value																
Power On Sequence	00h																
S/W Reset	No change																
H/W Reset	00h																
Flow Chart	 <pre> graph TD A([Address mode]) --> B[/set_address_mode/] B --> C[B[7:0]] C --> D([New address mode]) </pre>																


7.4.11 Set_display_off (28h)

28H		Set_display_off (Display Off)→DISPOFF																
Direction	D7	D6	D5	D4	D3	D2	D1	D0	HEX									
Command	H→D	0	0	1	0	1	0	0	0	28								
Parameter	NO PARAMETER																	
Description	<p>This command is used to enter into DISPLAY OFF mode. In this mode, the output from Frame Memory is disabled and blank page inserted. This command makes no change of contents of frame memory. This command does not change any other status. There will be no abnormal visible effect on the display.</p> <p>(Example)</p> 																	
Restriction	This command has no effect when module is already in display off mode.																	
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>									Status	Availability	Sleep Out	Yes	Sleep In	Yes			
Status	Availability																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display Off</td> </tr> <tr> <td>S/W Reset</td> <td>Display Off</td> </tr> <tr> <td>H/W Reset</td> <td>Display Off</td> </tr> </tbody> </table>									Status	Default Value	Power On Sequence	Display Off	S/W Reset	Display Off	H/W Reset	Display Off	
Status	Default Value																	
Power On Sequence	Display Off																	
S/W Reset	Display Off																	
H/W Reset	Display Off																	
Flow Chart	 <pre> graph TD A([Display panel on]) --> B[set_display_off] B --> C([Display panel off]) </pre>																	


7.4.12 Set_display_on (29h)

29H		Set_display_on (Display On)→DISPON																
	Direction	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	H→D	0	0	1	0	1	0	0	1	29								
Parameter	NO PARAMETER																	
Description	<p>This command is used to recover from DISPLAY OFF mode. Output from the Frame Memory is enabled. This command makes no change of contents of frame memory. This command does not change any other status.</p> <p>(Example)</p> 																	
Restriction	This command has no effect when module is already display on mode.																	
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display Off</td> </tr> <tr> <td>S/W Reset</td> <td>Display Off</td> </tr> <tr> <td>H/W Reset</td> <td>Display Off</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	Display Off	S/W Reset	Display Off	H/W Reset	Display Off
Status	Default Value																	
Power On Sequence	Display Off																	
S/W Reset	Display Off																	
H/W Reset	Display Off																	
Flow Chart	 <pre> graph TD A([Display panel off]) --> B[set_display_on] B --> C([Display panel on]) </pre>																	



7.4.13 Set_tear_off (34h)

34H		Set_tear_off (Tearing Effect Line OFF)→TEOFF																
Direction	D7	D6	D5	D4	D3	D2	D1	D0	HEX									
Command	H→D		0	0	1	1	0	1	0	34								
Parameter	No Parameter																	
Description	This command is used to turn OFF the Tearing Effect output signal from the TE signal line.																	
Restriction	This command has no effect when Tearing Effect output is already OFF.																	
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Sleep Out	Yes	Sleep In	Yes										
Status	Availability																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Tearing Effect Off</td> </tr> <tr> <td>S/W Reset</td> <td>Tearing Effect Off</td> </tr> <tr> <td>H/W Reset</td> <td>Tearing Effect Off</td> </tr> </tbody> </table>		Status	Default Value	Power On Sequence	Tearing Effect Off	S/W Reset	Tearing Effect Off	H/W Reset	Tearing Effect Off								
Status	Default Value																	
Power On Sequence	Tearing Effect Off																	
S/W Reset	Tearing Effect Off																	
H/W Reset	Tearing Effect Off																	
Flow Chart	 <pre> graph TD A([TE output on or off]) --> B[set_tear_off] B --> C([TE output off]) </pre>																	


7.4.14 Set_tear_on (35h)

35H		Set_tear_off (Tearing Effect Line ON)→TEON																	
Direction	D7	D6	D5	D4	D3	D2	D1	D0	HEX										
Command	H→D	0	0	1	1	0	1	0	1										
1stparameter	H→D	-	-	-	-	-	-	M	-										
		<p>This command is used to turn ON the Tearing Effect output signal from the TE signal line. The Tearing Effect Line On has one parameter which describes the mode of the Tearing Effect Output Line. (X=Don't Care)</p> <p>When M=0 (mode0) : The Tearing Effect Output line consists of V-Blanking information only:</p>  <p>When M=1 (mode1) : The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information:</p> 																	
Description	<p>Note: During Sleep In Mode with Tearing Effect Line On, Tearing Effect Output pin will be active Low.</p>																		
Restriction	This command has no effect when Tearing Effect output is already ON.																		
Register Availability	Status		Availability																
	Sleep Out		Yes																
	Sleep In		Yes																
Default	Status		Default Value																
	Power On Sequence		Tearing Effect Off																
	S/W Reset		Tearing Effect Off																
	H/W Reset		Tearing Effect Off																
Flow Chart	 <pre> graph TD A([TE output on or off]) --> B[set_tear_on] B --> C[M] C --> D([TE output on]) D -- feedback --> B </pre>																		

7.4.15 Set_tear_scanline (44h)

Set_tear_scanline (Tear Effect Scan Lines) → TESL																	
44H	Direction	D7	D6	D5	D4	D3	D2	D1	D0	HEX							
Command	H→D	0	1	0	0	0	1	0	0	44							
1 st parameter	H→D	N15	N14	N13	N12	N11	N10	N9	N8	00..FF							
2 nd parameter	H→D	N7	N6	N5	N4	N3	N2	N1	N0	00..FF							
Description	<p>This command is turns on the display module's Tearing Effect output signal on the TE signal Line when the display module reaches line N. The Tearing Effect Line On has one parameter which describes the mode of the Tearing Effect Output Line. The Tearing Effect Output line consists of V-Blanking information only:</p>  <p>Note: That N=0 is equivalent to set_tear_on with M=0.(default value of N is 0) The Tearing Effect Output Line shall be active low when the display module is in Sleep mode.</p>																
Restriction	The command has no effect when Tearing Effect output is already ON.																
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>									Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability																
Sleep Out	Yes																
Sleep In	Yes																
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>N[15:0]=0000h</td> </tr> <tr> <td>S/W Reset</td> <td>N[15:0]=0000h</td> </tr> <tr> <td>H/W Reset</td> <td>N[15:0]=0000h</td> </tr> </tbody> </table>									Status	Default Value	Power On Sequence	N[15:0]=0000h	S/W Reset	N[15:0]=0000h	H/W Reset	N[15:0]=0000h
Status	Default Value																
Power On Sequence	N[15:0]=0000h																
S/W Reset	N[15:0]=0000h																
H/W Reset	N[15:0]=0000h																
Flow Chart	 <pre> graph TD A([TE output on/off]) --> B[set_tear_scanline] B --> C[Line N(LSB)] B --> D[Line N(MSB)] C --> E([TE output on]) D --> E </pre>																

7.4.16 Soft_reset (01h)

01H		SWRESET (Software Reset)																
	Direction	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	H→D	0	0	0	0	0	0	0	1	01								
Parameter	NO PARAMETER																	
Description	When the Software Reset command is written, it causes a software reset. It resets the commands and parameters to their S/W Reset default values. (See default tables in each command description.) The display is blank immediately. Note: The frame memory contents are unaffected by this command.																	
Restriction	It will be necessary to wait 5msec before sending new command following software reset. The display module loads all display suppliers' factory default values to the registers during this 5m sec. If SW Reset is applied during Sleep In mode, it will be necessary to wait 120m sec before sending Sleep Out command. SW Reset command cannot be sent during Sleep Out mode.																	
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Sleep Out	Yes	Sleep In	Yes		
Status	Availability																	
Sleep Out	Yes																	
Sleep In	Yes																	
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>N/A</td> </tr> <tr> <td>S/W Reset</td> <td>N/A</td> </tr> <tr> <td>H/W Reset</td> <td>N/A</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	N/A	S/W Reset	N/A	H/W Reset	N/A
Status	Default Value																	
Power On Sequence	N/A																	
S/W Reset	N/A																	
H/W Reset	N/A																	
Flow Chart	 <pre> graph TD A[soft_reset] --> B([Blank Display Device]) B --> C[Reset to SW defaults] C --> D[Sleep mode off] </pre>																	

7.5 MIPI video input timing





Figure 7.6: MIPI video input timing

7.5.1 Video input timing for Multi-Drop type

MIPI Multi-Drop type when normal or reverse scan.



Input Timing	Symbol	1200RGBx1920			1200RGBx1600			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
PCLK Frequency	-	-	156	-	-	131	-	MHz
Horizontal Total	THT	1270	1340	2047	1270	1340	2047	DCLK
Horizontal Synchronization	THS	10	24	-	10	24	-	DCLK
Horizontal Back Porch	THB ⁽¹⁾	50	80	-	50	80	-	DCLK
Horizontal Address	THA	-	1200	-	-	1200	-	DCLK
Horizontal Front Porch	THF	20	60	-	20	60	-	DCLK
Vertical Frequency	-	-	60	-	-	60	-	Hz
Vertical Total ⁽²⁾	TVT	(3)	1944	2047	(3)	1624	1750	THT
Vertical Synchronization	TVS	(3)	2	-	(3)	2	-	THT
Vertical Back Porch	TVB	(3)	10	-	(3)	10	-	THT
Vertical Address	TVA	(3)	1920	-	(3)	1600	-	THT
Vertical Front Porch	TVF	(3)	14	-	(3)	14	-	THT

Input Timing	Symbol	1080RGBx1920			600RGBx1024			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
PCLK Frequency	-	-	142	-	-	48	-	MHz
Horizontal Total	THT	1150	1220	2047	670	760	1200	DCLK
Horizontal Synchronization	THS	10	24	-	10	24	-	DCLK
Horizontal Back Porch	THB ⁽¹⁾	50	80	-	50	80	-	DCLK
Horizontal Address	THA	-	1080	-	-	600	-	DCLK
Horizontal Front Porch	THF	20	60	-	20	80	-	DCLK
Vertical Frequency	-	-	60	-	-	60	-	Hz
Vertical Total ⁽²⁾	TVT	(3)	1944	2047	(3)	1056	1176	THT
Vertical Synchronization	TVS	(3)	2	-	(3)	2	-	THT
Vertical Back Porch	TVB	(3)	10	-	(3)	10	-	THT
Vertical Address	TVA	(3)	1920	-	(3)	1024	-	THT
Vertical Front Porch	TVF	(3)	14	-	(3)	22	-	THT

Note: (1) THB includes THS.


(2) (Vertical frequency) x THTxTVTx24bits → total operation bandwidth.

(3) The min. value of Vertical porch is depending on GOA timing. Please refers to the AP. Note for the min value.


Table 7.3: MIPI input video timing for multi-drop type

7.5.2 Video input timing for RL type

MIPI R/L type timing when normal and reverse scan. Below figure is no overlap X=0 between left and right display data. The value of X can be setting by page0 0xB7[2:1].



At MIPI R/L type, it supports overlap X= 2,4 between left and right display data. Below figure is example for overlap X=4. The value of X can be setting by REG OVERLAP (page0 0xB7[2:1]). **The overlap pixel must be sent in the zigzag panel application.**



Input Timing	Symbol	1200RGBx1920			1200RGBx1600			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
PCLK Frequency	-	-	86	-	-	72	-	MHz
Horizontal Total	THT	670	740	1200	670	740	1200	DCLK
Horizontal Synchronization	THS	10	24	-	10	24	-	DCLK
Horizontal Back Porch	THB ⁽¹⁾	50	80	-	50	80	-	DCLK
Horizontal Address	THA	-	600	-	-	600	-	DCLK
Horizontal Front Porch	THF	20	60	-	20	60	-	DCLK
Vertical Frequency	-	-	60	-	-	60	-	Hz
Vertical Total ⁽²⁾	TVT	⁽³⁾	1944	2047	⁽³⁾	1624	2047	THT
Vertical Synchronization	TVS	⁽³⁾	2	-	⁽³⁾	2	-	THT
Vertical Back Porch	TVB	⁽³⁾	10	-	⁽³⁾	10	-	THT
Vertical Address	TVA	⁽³⁾	1920	-	⁽³⁾	1600	-	THT
Vertical Front Porch	TVF	⁽³⁾	14	-	⁽³⁾	14	-	THT

Input Timing	Symbol	1080RGBx1920			Unit
		Min.	Typ.	Max.	
PCLK Frequency	-	-	77	-	MHz
Horizontal Total	THT	610	660	1080	DCLK
Horizontal Synchronization	THS	10	24	-	DCLK
Horizontal Back Porch	THB ⁽¹⁾	50	80	-	DCLK
Horizontal Address	THA	-	540	-	DCLK
Horizontal Front Porch	THF	20	60	-	DCLK
Vertical Frequency	-	-	60	-	Hz
Vertical Total ⁽²⁾	TVT	⁽³⁾	1944	2047	THT
Vertical Synchronization	TVS	⁽³⁾	2	-	THT
Vertical Back Porch	TVB	⁽³⁾	10	-	THT
Vertical Address	TVA	⁽³⁾	1920	-	THT
Vertical Front Porch	TVF	⁽³⁾	14	-	THT

Note: (1) THB includes THS.

(2) (Vertical frequency) x THTxTVTx24bits → total operation bandwidth.

(3) The min. value of Vertical porch is depending on GOA timing. Please refers to the AP. Note for the min value.


Table 7.4: MIPI input video timing for RL type

8. Register table

The HX8279-D01 can set internal register by MIPI or SPI.

8.1 MIPI control register

The HX8279-D01 supports the generic short write command to set internal register.



Note: (1) Data ID: Contain virtual channel identifier and data type.

(2) ECC (**Error Correction Code**): The error correction code allows single-bit errors to be corrected and 2-bit errors to be detected in the short packet.

Figure 8.1: Support the DSI data short write

8.2 SPI control register

The HX8279-D01 supports the 4-wire serial peripheral interface (**SPI**) to set internal register. The basic operation of SPI interface is shown below. The Host asserts the CSB when it wants to initiate a read or write transaction. This is followed by the Host sending 16 pulses on the SPI clock (SCK). The 8th bit of SCK pulses is the read/write command. (0=Write, 1=Read). The Host de-asserts the CSB to indicate end of transfer.




Figure 8.2: SPI basic operation

8.3 SPI read/write timing

The typical SPI writes operation is shows following figure.




Figure 8.3: SPI write operation

The typical SPI reads operation is shows following figure.




Figure 8.4: SPI read operation

8.4 Register table list

Register page selection

Addr[7:0]	Default[7:0]	OTP	Bit name	Data[7:0]								Description
				7	6	5	4	3	2	1	0	
0xB0	0Fh	-	Page_sel	-	-	-	1	1	1	1	1	Register page selection 0~12

The register page selection is set up individually by MIPI and SPI.

MSB bit [7] of address is only for MIPI interface. The SPI must be ignored its.

8.4.1 Register of page 0

MIPI Addr[7:0]	Default[7:0]	OTP	Bit name	Data[7:0]								Description
				7	6	5	4	3	2	1	0	
0xB1	00h	v	VENDER_ID[6:0]	-	0	0	0	0	0	0	0	driver ID and module ID
0xB2	40h	v	SLEEP	-	1	-	-	-	-	-	-	sleep mode control
		v	UPDNB	-	-	0	-	-	-	-	-	V-scan direction control
		v	LR	-	-	-	0	-	-	-	-	H-scan direction control
		v	ZIGZAG	-	-	-	-	0	-	-	-	panel type selection
		v	ZTYPE	-	-	-	-	-	0	-	-	Zigzag type selection
		v	NBW	-	-	-	-	-	0	-	-	panel normal white/black selection
		v	BISTB	-	-	-	-	-	-	0	-	BIST mode control
0xB3	08h	v	DISP_ON	0	-	-	-	-	-	-	-	display on/off control
		v	LPM_CTRL	-	0	0	-	-	-	-	-	low power mode selection
		v	PWRMD	-	-	-	0	-	-	-	-	power mode selection
		v	VRES_FIX	-	-	-	-	1	-	-	-	display vertical line decide by(1):RES[2:0] or (0) VRES
		v	LED_EN	-	1	-	-	0	-	-	-	LEDON pin output control
		v	RES[1:0]	-	-	-	-	-	0	0	0	resolution selection
0xB4	C0h	v	VRES[7:0]	1	1	0	0	0	0	0	0	vertical resolution selection
0xB5	00h	v	ZDATA[7:0]	0	0	0	0	0	0	0	0	ZigZag dummy data selection
0xB6	00h	v	RP1EN	-	0	-	-	-	-	-	-	odd repair OP on/off control.
		v	RP2EN	-	-	0	-	-	-	-	-	even repair OP on/off control.
		v	CABC_CTRL[1:0]	-	-	-	0	0	-	-	-	CABC-Mode selection
		v	DITHER_EN	-	-	-	-	-	0	-	-	dithering on/off control
		v	D_GAM_EN	-	-	-	-	-	-	0	-	digital gamma on/off control
0xB7	00h	v	OVERLAP	-	-	-	-	0	0	-	-	MIPI OVERLAP selection
		v	PCLK_SEL	-	-	-	-	-	-	0	-	TCON PCLK source
0xB8	00h	v	GOA_EN	0	-	-	-	-	-	-	-	GOA on/off control
		v	PNSW	-	-	0	-	-	-	-	-	MIPI pin polarity swap
		v	MIPI_TYPE	-	-	-	0	-	-	-	-	MIPI mode selection
		v	LNSW	-	-	-	-	0	0	-	-	MIPI lane swap
		v	MIPI_LAN	-	-	-	-	-	0	0	-	MIPI lane number selection
0xBA	8Fh	v	BLREV	1	0	-	-	-	-	-	-	source output at V-blanking
		v	BLREVOFF	-	-	0	-	-	-	-	-	source output at power on off
		v	INV_SEL2	-	-	-	0	-	-	-	-	data inversion select
		v	SD_ISSEL[1:0]	-	-	-	-	1	1	-	-	source bias current select
		v	INV_SEL[1:0]	-	-	-	-	-	-	1	1	data inversion select
0xBD	71h	v	T_VCOMS[7:0]	0	1	1	1	0	0	0	1	VCOM voltage selection
0xBE	70h	v	LPM_VCOMS[7:0]	0	1	1	1	0	0	0	0	VCOM voltage selection in LPM
0xBF	19h	v	VGHS[4:0]	-	-	-	1	1	0	0	1	VGH voltage selection
0xC0	10h	v	VGLSP[4:0]	-	-	-	1	0	0	0	0	VGL voltage selection
0xC1	1Fh	v	VGLXSP	-	-	-	1	-	-	-	-	VGH boosting multiple selection
		v	VGHXSP[1:0]	-	-	-	-	1	1	-	-	VGH boosting multiple selection

		v	CPCLKH [1:0]	-	-	-	-	-	1	1	VGH/VGL charge pump clock selection	
0xC2	04h	v	VGPHS[4:0]	-	-	-	0	0	1	0	0	positive gamma_H selection
0xC3	02h	v	VGPLS[4:0]	-	-	-	0	0	0	1	0	positive gamma_L selection
0xC4	04h	v	VGNHS[4:0]	-	-	-	0	0	1	0	0	negative gamma_H selection
0xC5	02h	v	VGNLS[4:0]	-	-	-	0	0	0	1	0	negative gamma_L selection
0xC6	10h	v	STILLIMG_DET_NUM	-	0	0	1	0	0	0	0	still image detect frame number
0xC7	00h	v	REF_NUM[3:0]	-	-	-	0	0	0	0	0	define refresh frame number when still image time
0xC8	02h	v	NOREF_NUM[7:0]	0	0	0	0	0	0	1	0	define no refresh frame number when still image time
0xCC	08h	v	POCSD_CTL[1:0]	-	0	0	-	-	-	-	-	SD offset cancel method selection
		v	SD_EQW[4:0]	-	-	-	0	1	0	0	0	source eq0/eq1 width adjsumtment
0xCD	5Ch	-	VPP_EN	0	-	-	-	-	-	-	-	Internal VPP enable
0xF9	5Dh	v	GOA_GAS	-	-	-	-	1	-	-	-	GOA output selection when GAS enable
		v	GOA_POWERON	-	-	-	-	-	1	-	-	CLR1/CLR2 output selection when power on
		v	GOA_POWEROFF	-	-	-	-	-	0	-	-	GOA output selection when power off
		v	FLC2B_SEL	-	-	-	-	-	-	1	-	FLC2B output selection
0xFB	01h	-	GRB	-	-	-	-	-	1	-	-	SPI registers reset
0xFC	82h	-	PRODUCTID1	0	0	0	0	0	0	0	0	PRODUCTID1 (82)
0xFD	79h	-	PRODUCTID2	0	0	0	0	0	0	0	0	PRODUCTID2(79)
0xFE	0Dh	-	PRODUCTID3	0	0	0	0	0	0	0	0	PRODUCTID3(0D)
0xFF	06h	-	CHIPID	0	0	0	0	0	1	1	0	IC version ID 01 for version A (READ only)

8.4.2 Register of page 1 (OTP & GOA MUX)

Addr[7:0]	Default[7:0]	OTP	Bit name	Data[7:0]								Description
				7	6	5	4	3	2	1	0	
0xB1	00h	-	OTP Group	-	-	0	0	0	0	0	0	OTP trimming group select. The group range is from group0 to group35
0xB2	5ah	-	OTP pwd	0	1	0	1	1	0	1	0	set to 0xA5 to enable 0xB3 command.
0xB3	00h	-	OTP_BURST_WR	0	-	-	-	-	-	-	-	auto OTP program mode write command
		-	OTP_re_Load	-	-	-	-	-	0	-	-	OTP auto re-load command.
		-	OTP_WR	-	-	-	-	-	-	0	-	OTP burst write command
0xB9	00h	-	DISABLE OTP	-	-	0	0	-	-	-	-	00: M/S OTP enable 01: Master OTP enable Slave OTP disable 11: M/S OTP disable 10: Master OTP disable Slave OTP enable
0xBB	0	-	bust_write_index[7:0]	0	0	0	0	0	0	0	0	burst program Group index(group0~7)
0xBC	0	-	bust_write_index[15:8]	0	0	0	0	0	0	0	0	burst program Group index(group8~15)
0xBD	0	-	bust_write_index[23:16]	0	0	0	0	0	0	0	0	burst program Group index(group16~23)
0xBE	0	-	bust_write_index[31:24]	0	0	0	0	0	0	0	0	burst program Group index(group24~31)
0xBF	0	-	bust_write_index[35:31]	-	-	-	0	0	0	0	0	burst program Group index(group32~35)

GOA MUX

0xC0	09h	v	GOUTL_1_STB	0	0	-	-	-	-	-	-	GOUTL_1 level in standby mode
		v	GOUTL_1_SEL[5:0]	-	-	0	1	0	0	1	-	Mux goa signal to GINL1 ref GOUT SEL mapping table
0xC1	09h	v	GOUTL_2_STB	0	0	-	-	-	-	-	-	GOUTL_2 level in standby mode
		v	GOUTL_2_SEL[5:0]	-	-	0	0	1	0	0	1	Mux goa signal to GINL2 ref GOUT SEL mapping table
0xC2	07h	v	GOUTL_3_STB	0	0	-	-	-	-	-	-	GOUTL_3 level in standby mode
		v	GOUTL_3_SEL[5:0]	-	-	0	0	0	1	1	1	Mux goa signal to GINL3 ref GOUT SEL mapping table
0xC3	07h	v	GOUTL_4_STB	0	0	-	-	-	-	-	-	GOUTL_4 level in standby mode
		v	GOUTL_4_SEL[5:0]	-	-	0	0	0	1	1	1	Mux goa signal to GINL4 ref GOUT SEL mapping table
0xC4	05h	v	GOUTL_5_STB	0	0	-	-	-	-	-	-	GOUTL_5 level in standby mode
		v	GOUTL_5_SEL[5:0]	-	-	0	0	0	1	0	1	Mux goa signal to GINL5 ref GOUT SEL mapping table
0xC5	05h	v	GOUTL_6_STB	0	0	-	-	-	-	-	-	GOUTL_6 level in standby mode
		v	GOUTL_6_SEL[5:0]	-	-	0	0	0	1	0	1	Mux goa signal to GINL6 ref GOUT SEL mapping table
0xC6	16h	v	GOUTL_7_STB	0	0	-	-	-	-	-	-	GOUTL_7 level in standby mode
		v	GOUTL_7_SEL[5:0]	-	-	0	1	0	1	1	0	Mux goa signal to GINL7 ref GOUT SEL mapping table
0xC7	16h	v	GOUTL_8_STB	0	0	-	-	-	-	-	-	GOUTL_8 level in standby mode
		v	GOUTL_8_SEL[5:0]	-	-	0	1	0	1	1	0	Mux goa signal to GINL8 ref GOUT SEL mapping table
0xC8	10h	v	GOUTL_9_STB	0	0	-	-	-	-	-	-	GOUTL_9 level in standby mode
		v	GOUTL_9_SEL[5:0]	-	-	0	1	0	0	0	0	Mux goa signal to GINL9 ref GOUT SEL mapping table
0xC9	10h	v	GOUTL_10_STB	0	0	-	-	-	-	-	-	GOUTL_10 level in standby mode
		v	GOUTL_10_SEL[5:0]	-	-	0	1	0	0	0	0	Mux goa signal to GINL10 ref GOUT SEL mapping table
0xCA	0Bh	v	GOUTL_11_STB	0	0	-	-	-	-	-	-	GOUTL_11 level in standby mode
		v	GOUTL_11_SEL[5:0]	-	-	0	0	1	0	1	1	Mux goa signal to GINL11 ref GOUT SEL mapping table
0xCB	0Bh	v	GOUTL_12_STB	0	0	-	-	-	-	-	-	GOUTL_12 level in standby mode
		v	GOUTL_12_SEL[5:0]	-	-	0	0	1	0	1	1	Mux goa signal to GINL12 ref GOUT SEL mapping table
0xCC	0Fh	v	GOUTL_13_STB	0	0	-	-	-	-	-	-	GOUTL_13 level in standby mode
		v	GOUTL_13_SEL[5:0]	-	-	0	0	1	1	1	1	Mux goa signal to GINL13 ref GOUT SEL mapping table
0xCD	0Fh	v	GOUTL_14_STB	0	0	-	-	-	-	-	-	GOUTL_14 level in standby mode
		v	GOUTL_14_SEL[5:0]	-	-	0	0	1	1	1	1	Mux goa signal to GINL14 ref GOUT SEL mapping table
0xCE	15h	v	GOUTL_15_STB	0	0	-	-	-	-	-	-	GOUTL_15 level in standby mode
		v	GOUTL_15_SEL[5:0]	-	-	0	1	0	1	0	1	Mux goa signal to GINL15 ref GOUT SEL mapping table
0xCF	15h	v	GOUTL_16_STB	0	0	-	-	-	-	-	-	GOUTL_16 level in standby mode
		v	GOUTL_16_SEL[5:0]	-	-	0	1	0	1	0	1	Mux goa signal to GINL16 ref GOUT SEL mapping table
0xD0	01h	v	GOUTL_17_STB	0	0	-	-	-	-	-	-	GOUTL_17 level in standby mode
		v	GOUTL_17_SEL[5:0]	-	-	0	0	0	0	0	1	Mux goa signal to GINL17 ref GOUT SEL mapping table
0xD1	01h	v	GOUTL_18_STB	0	0	-	-	-	-	-	-	GOUTL_18 level in standby mode
		v	GOUTL_18_SEL[5:0]	-	-	0	0	0	0	0	1	Mux goa signal to GINL18 ref GOUT SEL mapping table

Himax Confidential

This information contained herein is the exclusive property of Himax and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Himax.

0xD2	03h	v	GOUTL_19_STB	0 0 - - - -	GOUTL_19 level in standby mode
		v	GOUTL_19_SEL[5:0]	- - 0 0 0 0 1 1	Mux goa signal to GINL19 ref GOUT SEL mapping table
0xD3	03h	v	GOUTL_20_STB	0 0 - - - -	GOUTL_20 level in standby mode
		v	GOUTL_20_SEL[5:0]	- - 0 0 0 0 1 1	Mux goa signal to GINL20 ref GOUT SEL mapping table
0xD4	0Ah	v	GOUTR_1_STB	0 0 - - - -	GOUTR_1 level in standby mode
		v	GOUTR_1_SEL[5:0]	- - 0 0 1 0 1 0	Mux goa signal to GINR1 ref GOUT SEL mapping table
0xD5	0Ah	v	GOUTR_2_STB	0 0 - - - -	GOUTR_2 level in standby mode
		v	GOUTR_2_SEL[5:0]	- - 0 0 1 0 1 0	Mux goa signal to GINR2 ref GOUT SEL mapping table
0xD6	08h	v	GOUTR_3_STB	0 0 - - - -	GOUTR_3 level in standby mode
		v	GOUTR_3_SEL[5:0]	- - 0 0 1 0 0 0	Mux goa signal to GINR3 ref GOUT SEL mapping table
0xD7	08h	v	GOUTR_4_STB	0 0 - - - -	GOUTR_4 level in standby mode
		v	GOUTR_4_SEL[5:0]	- - 0 0 1 0 0 0	Mux goa signal to GINR4 ref GOUT SEL mapping table
0xD8	06h	v	GOUTR_5_STB	0 0 - - - -	GOUTR_5 level in standby mode
		v	GOUTR_5_SEL[5:0]	- - 0 0 0 1 1 0	Mux goa signal to GINR5 ref GOUT SEL mapping table
0xD9	06h	v	GOUTR_6_STB	0 0 - - - -	GOUTR_6 level in standby mode
		v	GOUTR_6_SEL[5:0]	- - 0 0 0 1 1 0	Mux goa signal to GINR6 ref GOUT SEL mapping table
0xDA	16h	v	GOUTR_7_STB	0 0 - - - -	GOUTR_7 level in standby mode
		v	GOUTR_7_SEL[5:0]	- - 0 1 0 1 1 0	Mux goa signal to GINR7 ref GOUT SEL mapping table
0xDB	16h	v	GOUTR_8_STB	0 0 - - - -	GOUTR_8 level in standby mode
		v	GOUTR_8_SEL[5:0]	- - 0 1 0 1 1 0	Mux goa signal to GINR8 ref GOUT SEL mapping table
0xDC	10h	v	GOUTR_9_STB	0 0 - - - -	GOUTR_9 level in standby mode
		v	GOUTR_9_SEL[5:0]	- - 0 1 0 0 0 0	Mux goa signal to GINR9 ref GOUT SEL mapping table
0xDD	10h	v	GOUTR_10_STB	0 0 - - - -	GOUTR_10 level in standby mode
		v	GOUTR_10_SEL[5:0]	- - 0 1 0 0 0 0	Mux goa signal to GINR10 ref GOUT SEL mapping table
0xDE	0Ch	v	GOUTR_11_STB	0 0 - - - -	GOUTR_11 level in standby mode
		v	GOUTR_11_SEL[5:0]	- - 0 0 1 1 0 0	Mux goa signal to GINR11 ref GOUT SEL mapping table
0xDF	0Ch	v	GOUTR_12_STB	0 0 - - - -	GOUTR_12 level in standby mode
		v	GOUTR_12_SEL[5:0]	- - 0 0 1 1 0 0	Mux goa signal to GINR12 ref GOUT SEL mapping table
0xE0	0Fh	v	GOUTR_13_STB	0 0 - - - -	GOUTR_13 level in standby mode
		v	GOUTR_13_SEL[5:0]	- - 0 0 1 1 1 1	Mux goa signal to GINR13 ref GOUT SEL mapping table
0xE1	0Fh	v	GOUTR_14_STB	0 0 - - - -	GOUTR_14 level in standby mode
		v	GOUTR_14_SEL[5:0]	- - 0 0 1 1 1 1	Mux goa signal to GINR14 ref GOUT SEL mapping table
0xE2	15h	v	GOUTR_15_STB	0 0 - - - -	GOUTR_15 level in standby mode
		v	GOUTR_15_SEL[5:0]	- - 0 1 0 1 0 1	Mux goa signal to GINR15 ref GOUT SEL mapping table
0xE3	15h	v	GOUTR_16_STB	0 0 - - - -	GOUTR_16 level in standby mode
		v	GOUTR_16_SEL[5:0]	- - 0 1 0 1 0 1	Mux goa signal to GINR16 ref GOUT SEL mapping table
0xE4	02h	v	GOUTR_17_STB	0 0 - - - -	GOUTR_17 level in standby mode
		v	GOUTR_17_SEL[5:0]	- - 0 0 0 0 1 0	Mux goa signal to GINR17 ref GOUT SEL mapping table
0xE5	02h	v	GOUTR_18_STB	0 0 - - - -	GOUTR_18 level in standby mode
		v	GOUTR_18_SEL[5:0]	- - 0 0 0 0 1 0	Mux goa signal to GINR18 ref GOUT SEL mapping table
0xE6	04h	v	GOUTR_19_STB	0 0 - - - -	GOUTR_19 level in standby mode
		v	GOUTR_19_SEL[5:0]	- - 0 0 0 1 0 0	Mux goa signal to GINR19 ref GOUT SEL mapping table
0xE7	04h	v	GOUTR_20_STB	0 0 - - - -	GOUTR_20 level in standby mode
		v	GOUTR_20_SEL[5:0]	- - 0 0 0 1 0 0	Mux goa signal to GINR20 ref GOUT SEL mapping table

8.4.3 Register of page 2 (analog gamma)

Addr[7:0]	Default[7:0]	OTP	Bit name	Data[7:0]							Description	
				7	6	5	4	3	2	1	0	
0xC0	00h	v	T_PVP0[2:0]	-	-	-	-	-	0	0	0	V0 positive gamma op's input voltage.
0xC1	07h	v	T_PVP1[5:0]	-	-	0	0	0	1	1	1	V4 positive gamma op's input voltage.
0xC2	10h	v	T_PVP2[5:0]	-	-	0	1	0	0	0	0	V8 positive gamma op's input voltage.
0xC3	1Fh	v	T_PVP3[5:0]	-	-	0	1	1	1	1	1	V16 positive gamma op's input voltage.
0xC4	1Fh	v	T_PVP4[5:0]	-	-	0	1	1	1	1	1	V28 positive gamma op's input voltage.
0xC5	1Fh	v	T_PVP5[5:0]	-	-	0	1	1	1	1	1	V40 positive gamma op's input voltage.
0xC6	1Fh	v	T_PVP6[5:0]	-	-	0	1	1	1	1	1	V56 positive gamma op's input voltage.
0xC7	1Fh	v	T_PVP7[5:0]	-	-	0	1	1	1	1	1	V80 positive gamma op's input voltage.
0xC8	1Fh	v	T_PVP8[5:0]	-	-	0	1	1	1	1	1	V128 positive gamma op's input voltage.
0xC9	1Fh	v	T_PVP9[5:0]	-	-	0	1	1	1	1	1	V176 positive gamma op's input voltage.
0xCA	1Fh	v	T_PVP10[5:0]	-	-	0	1	1	1	1	1	V200 positive gamma op's input voltage.
0xCB	1Fh	v	T_PVP11[5:0]	-	-	0	1	1	1	1	1	V216 positive gamma op's input voltage.
0xCC	1Fh	v	T_PVP12[5:0]	-	-	0	1	1	1	1	1	V228 positive gamma op's input voltage.
0xCD	1Fh	v	T_PVP13[5:0]	-	-	0	1	1	1	1	1	V240 positive gamma op's input voltage.
0xCE	1Fh	v	T_PVP14[5:0]	-	-	0	1	1	1	1	1	V248 positive gamma op's input voltage.
0xCF	20h	v	T_PVP15[5:0]	-	-	1	0	0	0	0	0	V252 positive gamma op's input voltage.
0xD0	07h	v	T_PVP16[2:0]	-	-	-	-	-	1	1	1	V255 positive gamma op's input voltage.
0xD2	00h	v	T_PVN0[2:0]	-	-	-	-	-	0	0	0	V0 negative gamma op's input voltage.
0xD3	07h	v	T_PVN1[5:0]	-	-	0	0	0	1	1	1	V4 negative gamma op's input voltage.
0xD4	10h	v	T_PVN2[5:0]	-	-	0	1	0	0	0	0	V8 negative gamma op's input voltage.
0xD5	1Fh	v	T_PVN3[5:0]	-	-	0	1	1	1	1	1	V16 negative gamma op's input voltage.
0xD6	1Fh	v	T_PVN4[5:0]	-	-	0	1	1	1	1	1	V28 negative gamma op's input voltage.
0xD7	1Fh	v	T_PVN5[5:0]	-	-	0	1	1	1	1	1	V40 negative gamma op's input voltage.
0xD8	1Fh	v	T_PVN6[5:0]	-	-	0	1	1	1	1	1	V56 negative gamma op's input voltage.
0xD9	1Fh	v	T_PVN7[5:0]	-	-	0	1	1	1	1	1	V80 negative gamma op's input voltage.
0xDA	1Fh	v	T_PVN8[5:0]	-	-	0	1	1	1	1	1	V128 negative gamma op's input voltage.
0xDB	1Fh	v	T_PVN9[5:0]	-	-	0	1	1	1	1	1	V176 negative gamma op's input voltage.
0xDC	1Fh	v	T_PVN10[5:0]	-	-	0	1	1	1	1	1	V200 negative gamma op's input voltage.
0xDD	1Fh	v	T_PVN11[5:0]	-	-	0	1	1	1	1	1	V216 negative gamma op's input voltage.
0xDE	1Fh	v	T_PVN12[5:0]	-	-	0	1	1	1	1	1	V228 negative gamma op's input voltage.
0xDF	1Fh	v	T_PVN13[5:0]	-	-	0	1	1	1	1	1	V240 negative gamma op's input voltage.
0xE0	1Fh	v	T_PVN14[5:0]	-	-	0	1	1	1	1	1	V248 negative gamma op's input voltage.
0xE1	20h	v	T_PVN15[5:0]	-	-	1	0	0	0	0	0	V252 negative gamma op's input voltage.
0xE2	07h	v	T_PVN16[2:0]	-	-	-	-	-	1	1	1	V255 negative gamma op's input voltage.

8.4.4 Register of page 3 (GOA)

MIPI Addr[7:0]	Default[7:0]	OTP	Bit name	Data[7:0]							Description	
				7	6	5	4	3	2	1		
0xB9	00	-	Reserved	0	-	-	-	-	-	-	Reserved	
		v	FLC_SEL	-	0	-	-	-	-	-	FLC output selection	
		-	Reserved	-	-	0	0	0	0	0	Reserved	
0xBB	00h	-	Reserved	0	0	0	0	0	-	-	Reserved	
		v	STV_PREC[3:0]	-	-	-	-	0	0	0	STV pre-charge width adjustment	
0xBC	00h	v	CKV_FALL_PREC[7:0]	0	0	0	0	0	0	0	CKV falling pre-charge width adjustment.	
0xBE	01h	-	Reserved	0	0	-	-	-	-	-	Reserved	
		v	GOA_UD	-	-	0	-	-	-	-	GOA scan direction selection	
		-	Reserved	-	-	-	0	-	-	-	Reserved	
		v	CKV_BLANKON	-	-	-	-	0	-	-	Blanking all on enable.	
		v	GOA_PHASE[2:0]	-	-	-	-	0	0	1	GOA phase selection.	
0xBF	10h	-	Reserved	0	0	-	-	-	-	-	Reserved	
		v	GOA_Tn_FACTOR	-	-	0	1	-	-	-	GOA Timing (T0~T5) adjustment factor selection.	
		-	Reserved	-	-	-	0	0	0	0	Reserved	
0xC2	00h	v	GOA_T0[7:0]	0	0	0	0	0	0	0	Odd STV falling position adjustment.	
0xC3	3Ah	v	GOA_T1[7:0]	0	0	0	0	0	0	1	Odd STV rising position adjustment.	
0xC4	00h	v	GOA_T2[7:0]	0	0	0	0	0	0	0	Odd CKV falling position adjustment.	
0xC5	2Ch	v	GOA_T3[7:0]	0	0	1	0	1	1	0	Odd CKV rising position adjustment.	
0xC6	00h	v	GOA_T4[7:0]	0	0	0	0	0	0	0	Odd GCK falling position adjustment.	
0xC7	01h	v	GOA_T5[7:0]	0	0	0	0	0	0	1	Odd GCK rising position adjustment.	
0xC8	0Dh	-	Reserved	0	0	0	-	-	-	-	Reserved	
		v	STV_LEAD[4:0]	-	-	-	0	0	1	0	1	GOA STV leads time setting.
0xC9	0Bh	v	Reserved	0	0	0	-	-	-	-	Reserved	
		v	CKV_LEAD[4:0]	-	-	-	0	0	0	1	1	GOA CKV leads time setting.
0xCA	42h	v	CKV_NONOVERLAP	0	-	-	-	-	-	-	CKV non-overlap control	
		-	Reserved	-	1	-	-	-	-	-	Reserved	
		v	CKV_DUMMY[5:0]	-	-	0	0	0	0	1	0	GOA CKV dummy number in V-blanking
0xCB	00h	v	CKV_RISE_PREC[7:0]	0	0	0	0	0	0	0	0	CKV rising pre-charge width adjustment.
0xCC	44h	v	STV_WIDTH[3:0]	0	1	0	0	-	-	-	-	GOA STV width setting.
		v	CKV_WIDTH[3:0]	-	-	-	-	0	1	0	0	GOA CKV width setting.
0xCD	07h	v	GOA_FLC[7:0]	0	0	0	0	0	1	1	1	GOA FLC toggle frame setting.
0xCE	03h	-	Reserved	0	-	-	-	-	-	-	Reserved	
		v	GOA_FLC_ALEAD[6:0]	-	0	0	0	0	0	1	1	FLCA lead 1st DE toggle number.
0xCF	68h	v	FLC_sync	0	-	-	-	-	-	-	-	FLC sync selection
		-	Reserved	-	0	0	0	-	-	-	-	Reserved
		v	CLR_adsel	-	-	-	-	1	-	-	-	CLR adjustment selection
		v	CLR_WD[10:8]	-	-	-	-	-	0	0	0	CLR width adjustment
0xD0	05h	v	CKV_BLANK_SHIFT[7:0]	0	0	0	0	0	1	0	1	Blank CKV shift from the last DE.
0xD1	06h	v	CKV_BLANK_WIDTH[7:0]	0	0	0	0	0	1	1	0	Blank CKV width adjustment.
0xD2	06h	v	CLR1_WD[7:0]	0	0	0	0	0	1	1	0	GOA CLR1 width adjustment
0xD3	06h	v	CLR234_WD[7:0]	0	0	0	0	0	1	1	0	GOA CLR2/3/4 width adjustment
0xD4	88h	v	CLR1_POL	1	-	-	-	-	-	-	-	CLR1 polarity setting.
		v	CLR1_START[6:0]	-	0	0	0	1	0	0	0	CLR1 start position.
0xD5	09h	v	CLR2_POL	0	-	-	-	-	-	-	-	CLR2 polarity setting.
		v	CLR2_START[6:0]	-	0	0	0	1	0	0	1	CLR2 start position.
0xD6	88h	v	CLR3_POL	1	-	-	-	-	-	-	-	CLR3 polarity setting.
		v	CLR3_START[6:0]	-	0	0	0	1	0	1	1	CLR3 start position.
0xD7	08h	v	CLR4_POL	0	-	-	-	-	-	-	-	CLR4 polarity setting.
		v	CLR4_START[6:0]	-	0	0	0	1	0	0	0	CLR4 start position.
0xD8	00h	v	CLR2/3/4_START_MSB[3:0]	0	0	0	0	-	-	-	-	MSB[10:7] of CLR2/3/4 start position.
		v	CLR1_START_MSB[3:0]	-	-	-	-	0	0	0	0	MSB[10:7] of CLR1 start position.
0xD9	00h	-	Reserved	0	0	0	0	0	-	-	-	Reserved
		v	CLR4 LEAD	-	-	-	-	-	0	-	-	GOA CLR4 offset direction setting.
		v	CLR3 LEAD	-	-	-	-	-	-	0	-	GOA CLR3 offset direction setting.

Himax Confidential

This information contained herein is the exclusive property of Himax and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Himax.

-P.77-
May, 2019

		v	CLR2_LEAD	-	-	-	-	-	-	0	GOA CLR2 offset direction setting.	
0xDB	00h	-	Reserved	0	0	0	0	0	-	-	Reserved	
		v	FLC_NONOVLAP[1:0]	-	-	-	-	-	0	0	FLC overlap setting.	
		v	CLR1_LEAD	-	-	-	-	-	-	0	GOA CLR1 offset direction setting.	
0xDD	01h	v	GOA_T2B[7:0]	0	0	0	0	0	0	1	Tune even CKV falling time.	
0xDE	2Ch	v	GOA_T3B[7:0]	0	0	1	0	1	1	0	0	Tune even CKV rising time.
0xE6	00h	v	GOA_T0B[7:0]	0	0	0	0	0	0	0	0	Tune even STV falling time.
0xE7	3Ah	v	GOA_T1B[7:0]	0	0	0	0	0	0	0	0	Tune even STV rising time.

Himax Confidential
DO Not Copy

8.4.5 Register of page 5 (MIPI)

Address (M) is for master, Address(S) is for slave, Address (M/S) is for master and slave

Addr[7:0]	Default[7:0]	OTP	Bit name	Data[7:0]								Description
				7	6	5	4	3	2	1	0	
0xB1(M/S)	E5h	v	Reserved	1	1	1	0	-	-	-	-	Reserved
		v	R_EoTpEN	-	-	-	-	0	-	-	-	Decode EoTp packet enable
		v	Reserved	-	-	-	-	-	1	0	1	Reserved
0xB3(M/S)	32h	v	Ths_settle	0	0	1	-	-	-	-	-	Ths_settle adjustment
		v	Lhs_settle	-	-	-	1	-	-	-	-	Ths_settle time latch by OSC25 edge selection.
		v	T_TLPX	-	-	-	-	0	0	1	0	TLPX time of BTA adjustment
0xC0(M) 0xD9(S)	05h	v	TR_EN[7:6]	0	0	-	-	-	-	-	-	Terminal resistor enable
		v	TRC_VAL[2:0]	-	-	-	-	-	1	0	1	Terminal resistor of CLK lane value adjustment
0xC2(M) 0xDB(S)	15h	v	Reserved	-	0	0	1	-	-	-	-	Reserved
		v	TRD_VAL[2:0]	-	-	-	-	-	1	0	1	Terminal resistor of data lane value adjustment
0xC5(M/S)	18h	v	TUNEC	-	0	0	1	-	-	-	-	CLK lane skew adjustment
		v	Reserved	-	-	-	-	1	-	-	-	Reserved
0xC6(M) 0xDC(S)	00h	v	TUNED1	-	0	0	0	-	-	-	-	Data lane1 skew adjustment
		v	TUNED0	-	-	-	-	-	0	0	0	Data lane0 skew adjustment
0xC7(M) 0xDD(S)	00h	v	TUNED3	-	0	0	0	-	-	-	-	Data lane3 skew adjustment
		v	TUNED2	-	-	-	-	0	0	0	0	Data lane2 skew adjustment

8.4.6 Register of page 6 (Engineer)

Addr[7:0]	Default[7:0]	OTP	Bit name	Data[7:0]								Description
				7	6	5	4	3	2	1	0	
0xB8	5Ah	-	Engineer_PWD	0	1	0	1	1	0	1	0	Engineer_PWD=A5h to enable engineer register
0xBC	00h	v	POCGM_CTL	-	0	0	0	-	-	-	-	Gamma chopper control
		v	POCGMD_CTL	-	-	-	-	-	0	0	0	Gamma buffer chopper control
0xC0	5Ah	-	Function_EN	0	1	0	1	0	1	0	1	Function_EN=A5h to enable in-house function
0xC7	0Ah	v	VCCIFS	-	-	-	-	1	0	-	-	VCCIF adjustment.
		v	VCCS	-	-	-	-	-	-	1	0	VCC adjustment
0xD5	26h	v	GOE_WD	0	1	0	0	0	1	1	0	Source delay time adjustment(CKV falling to Source off)

8.4.7 Register of digital gamma

Page 7/10: Red positive/negative gamma
 Page 8/11: Green positive/negative gamma
 Page 9/12: Blue positive/negative gamma

Page 7/8/9/10/11/12 register table

Addr[7:0]	Default[7:0]	OTP	Bit name	Data[7:0]								Description
				7	6	5	4	3	2	1	0	
0xB1	00h	v	DGMA1[7:0]	0	0	0	0	0	0	0	0	Digital gamma V0 Reference
0xB2	04h	v	DGMA2[7:0]	0	0	0	0	0	1	0	0	Digital gamma V1 Reference
0xB3	0Ch	v	DGMA3[7:0]	0	0	0	0	1	1	0	0	Digital gamma V3 Reference
0xB4	1Ch	v	DGMA4[7:0]	0	0	0	1	1	1	0	0	Digital gamma V7 Reference
0xB5	2Ch	v	DGMA5[7:0]	0	0	1	0	1	1	0	0	Digital gamma V11 Reference
0xB6	3Ch	v	DGMA6[7:0]	0	0	1	1	1	1	0	0	Digital gamma V15 Reference
0xB7	5Ch	v	DGMA7[7:0]	0	1	0	1	1	1	0	0	Digital gamma V23 Reference
0xB8	7Ch	v	DGMA8[7:0]	0	1	1	1	1	1	0	0	Digital gamma V31 Reference
0xB9	BCh	v	DGMA9[7:0]	1	0	1	1	1	1	0	0	Digital gamma V47 Reference
0xBA	FCh	v	DGMA10[7:0]	1	1	1	1	1	1	0	0	Digital gamma V63 Reference
0xBB	7Ch	v	DGMA11[7:0]	0	1	1	1	1	1	0	0	Digital gamma V95 Reference
0xBC	FCh	v	DGMA12[7:0]	1	1	1	1	1	1	0	0	Digital gamma V127 Reference
0xBD	00h	v	DGMA13[7:0]	0	0	0	0	0	0	0	0	Digital gamma V128 Reference
0xBE	80h	v	DGMA14[7:0]	1	0	0	0	0	0	0	0	Digital gamma V160 Reference
0xBF	00h	v	DGMA15[7:0]	0	0	0	0	0	0	0	0	Digital gamma V192 Reference
0xC0	40h	v	DGMA16[7:0]	0	1	0	0	0	0	0	0	Digital gamma V208 Reference
0xC1	80h	v	DGMA17[7:0]	1	0	0	0	0	0	0	0	Digital gamma V224 Reference
0xC2	A0h	v	DGMA18[7:0]	1	0	1	0	0	0	0	0	Digital gamma V232 Reference
0xC3	C0h	v	DGMA19[7:0]	1	1	0	0	0	0	0	0	Digital gamma V240 Reference
0xC4	D0h	v	DGMA20[7:0]	1	1	0	1	0	0	0	0	Digital gamma V244 Reference
0xC5	E0h	v	DGMA21[7:0]	1	1	1	0	0	0	0	0	Digital gamma V248 Reference
0xC6	F0h	v	DGMA22[7:0]	1	1	1	1	0	0	0	0	Digital gamma V252 Reference
0xC7	F8h	v	DGMA23[7:0]	1	1	1	1	1	0	0	0	Digital gamma V254 Reference
0xC8	FCh	v	DGMA24[7:0]	1	1	1	1	1	1	0	0	Digital gamma V255 Reference
0xC9	00h	v	DGMA1[9:8]	0	0	-	-	-	-	-	-	Digital gamma V0 Reference
		v	DGMA2[9:8]	-	-	0	0	-	-	-	-	Digital gamma V1 Reference
		v	DGMA3[9:8]	-	-	-	-	0	0	-	-	Digital gamma V3 Reference
		v	DGMA4[9:8]	-	-	-	-	-	-	0	0	Digital gamma V7 Reference
0xCA	00h	v	DGMA5[9:8]	0	0	-	-	-	-	-	-	Digital gamma V11 Reference
		v	DGMA6[9:8]	-	-	0	0	-	-	-	-	Digital gamma V15 Reference
		v	DGMA7[9:8]	-	-	-	-	0	0	-	-	Digital gamma V23 Reference
		v	DGMA8[9:8]	-	-	-	-	-	-	0	0	Digital gamma V31 Reference
0xCB	05h	v	DGMA9[9:8]	0	0	-	-	-	-	-	-	Digital gamma V47 Reference
		v	DGMA10[9:8]	-	-	0	0	-	-	-	-	Digital gamma V63 Reference
		v	DGMA11[9:8]	-	-	-	-	0	1	-	-	Digital gamma V95 Reference
		v	DGMA12[9:8]	-	-	-	-	-	-	0	1	Digital gamma V127 Reference
0xCC	AFh	v	DGMA13[9:8]	1	0	-	-	-	-	-	-	Digital gamma V128 Reference
		v	DGMA14[9:8]	-	-	1	0	-	-	-	-	Digital gamma V160 Reference

		v	DGMA15[9:8]	-	-	-	-	1	1	-	-	Digital gamma V192 Reference
		v	DGMA16[9:8]	-	-	-	-	-	-	1	1	Digital gamma V208 Reference
0xCD	FFh	v	DGMA17[9:8]	1	1	-	-	-	-	-	-	Digital gamma V224 Reference
		v	DGMA18[9:8]	-	-	1	1	-	-	-	-	Digital gamma V232 Reference
		v	DGMA19[9:8]	-	-	-	-	1	1	-	-	Digital gamma V240 Reference
		v	DGMA20[9:8]	-	-	-	-	-	-	1	1	Digital gamma V244 Reference
		v	DGMA21[9:8]	1	1	-	-	-	-	-	-	Digital gamma V248 Reference
0xCE	FFh	v	DGMA22[9:8]	-	-	1	1	-	-	-	-	Digital gamma V252 Reference
		v	DGMA23[9:8]	-	-	-	-	1	1	-	-	Digital gamma V254 Reference
		v	DGMA24[9:8]	-	-	-	-	-	-	1	1	Digital gamma V255 Reference

Himax Confidential
DO Not Copy

9. Register Description

9.1 Register of page 0

Address [7:0]	Data [7:0] (Default)							Name	Description	OTP
	7	6	5	4	3	2	1			
0xB1	0	0	0	0	0	0	0	VENDER_ID[6:0]	The register is defines vender id for customer.	v
0xB2	-	-	-	-	-	-	-	0	BISTB	TCON BIST mode control.
	-	-	-	-	-	-	-	0	NBW	Normal Black and Normal white panel selection.
	-	-	-	-	-	0	-	-	ZTYPE	When zigzag function is enabled that selection type of Zigzag.
	-	-	-	-	0	-	-	-	ZIGZAG	Panel driving method selection.
	-	-	-	0	-	-	-	-	LR	Horizontal direction control. MIPI DCS 0x36 set_address_mode [2] command and SPI register do XOR operation.
	-	-	0	-	-	-	-	-	UPDNB	Vertical direction control. MIPI DCS 0x36 set_address_mode [1] command and SPI register do XOR operation.
	-	1	-	-	-	-	-	-	SLEEP	TCON sleep mode control. MIPI DCS 0x10 enter_sleep_mode is sleep mode, and 0x11 exit_sleep_mode is normal mode. MIPI DCS command does AND with SPI register.
	-	1	-	-	-	-	-	-	-	-

Combination Logic	Truth table			To TCON
	PIN/MIPI	REG	To TCON	
BIST_EN (pin) — XOR — BISTB (reg) — To TCON BIST	0	0	0	0: BIST mode. 1: Normal mode.
	0	1	1	
	1	0	1	
	1	1	0	
NBW (pin) — XOR — NBW (reg) — To TCON NBW	0	0	0	0: Normal white panel. 1: Normal black panel.
	0	1	1	
	1	0	1	
	1	1	0	
ZTYPE (pin) — XOR — ZTYPE (reg) — To TCON ZTYPE	0	0	0	0: Zigzag type 0 1: Zigzag type 1
	0	1	1	
	1	0	1	
	1	1	0	
ZIGZAG (pin) — XOR — ZIGZAG (reg) — To TCON ZIGZAG	0	0	0	0: Stripe driving method. 1: Zigzag driving method.
	0	1	1	
	1	0	1	
	1	1	0	
MIPI DCS 0x36[6] — XOR — LR (SPI) — To TCON LR	0	0	0	0: Left to right. 1: Right to left.
	0	1	1	
	1	0	1	
	1	1	0	
MIPI DCS 0x36[7] — XOR — UPDNB (SPI) — To TCON UPDNB	0	0	0	0: Bottom to top. 1: Top to Bottom.
	0	1	1	
	1	0	1	
	1	1	0	
MIPI DCS 0x10,0x11 — AND — Sleep (SPI) — To TCON Sleep	0 (0x10)	0	0	0: Sleep mode. 1: Normal mode.
	0 (0x10)	1	0	
	1 (0x11)	0	0	
	1 (0x11)	1	1	

Table 9.1: TCON configuration 1-truth table

Address [7:0]	Data [7:0] (Default)								Name	Description	OTP
	7	6	5	4	3	2	1	0			
0xB3	-	-	-	-	-	-	0	0	RES[1:0]	Resolution selection	v
	-	-	-	-	-	0	-	-	LED_EN	LEDON pin output control. 0:disable 1:enable	v
	-	-	-	-	1	-	-	-	VRES_FIX	Display vertical line decides by RES [1:0] or VRES [7:0]. This function is for TEST. 0: Vertical line decides by VRES [7:0].(page0 0xB4) 1: Vertical line decides by RES [1:0].(page0 0xB3)	v
	-	-	-	0	-	-	-	-	PWRMD	Power mode control. 0: internal VGH/VGL 1:external VGH/VGL	v
	-	0	0	-	-	-	-	-	LPM_CTRL	LPM mode control. 00: normal mode 01: LPM01 mode MIPI TX manu control display frame rate 1x: LPM10 mode driver auto detect still image and control display frame rate by register(page0 0xC6,0xC7,0xC8)	v
	0	-	-	-	-	-	-	-	DISP_ON	MIPI DCS 0x29 displays on and DCS 0x28 display off command. This DCS command does XOR with SPI.	v

Combination Logic	Truth table			To TCON
	PIN/MIPI	REG	To TCON	
RES0 (pin) — XOR — To TCON RES0 (reg) — XOR — RES0	0	0	0	00b:1200RGBx1600 01b:108RGBx1920 10b: 600RGBx1024 11b: 1200RGBx1920
	0	1	1	
	1	0	1	
	1	1	0	
RES1 (pin) — XOR — To TCON RES1 (reg) — XOR — RES1	0	0	0	0:LEDON pin output disable 1:LEDON pin output enable.
	0	1	1	
	1	0	1	
	1	1	0	
LED_EN (pin) — XOR — To TCON LED_EN (reg) — XOR — LED_EN	0	0	0	0:internal VGH/VGL 1:External VGH/VGL
	0	1	1	
	1	0	1	
	1	1	0	
PWRMD (pin) — XOR — To TCON PWRMD (reg) — XOR — PWRMD	0	0	0	0: Display off. 1: Display on.
	0	1	1	
	1	0	1	
	1	1	0	
MIPI DCS 0x28, 0x29 — XOR — To TCON DISP_ON (SPI) — XOR — DISP	0 (0x28)	0	0	0: Display off. 1: Display on.
	0 (0x28)	1	1	
	1 (0x29)	0	1	
	1 (0x29)	1	0	

Table 9.2: TCON configuration 2-truth table

Address [7:0]	Data [7:0] (Default)								Name	Description	OTP	
	7	6	5	4	3	2	1	0				
0xB4	1	1	0	0	0	0	0	0	VRES[7:0]	When VRES_FIX is set enable, the vertical display line decide by this register. The VRES range is 80 ~ 255 and step is 8H. The max vertical display line must be less than V-display. e.g. RES[1:0] is set 1200RGBx1920, VRES[7:0] < 0xF0	v	
0xB5	0	0	0	0	0	0	0	0	ZDATA[7:0]	Zigzag panel dummy data set. When Zigzag driving method is enable. This data will be dummy line of source output.	v	
0xB6	-	-	-	-	-	-	-	0	D_GAM_EN	Digital gamma function enables. 0: Disable. 1: Enable.	v	
	-	-	-	-	-	-	-	0	-	DITHER_EN	Dithering function enables. If D_GAM_EN set to disable, the dithering function will be disable even set enable. 0: Disable. 1: Enable.	v
	-	-	-	-	0	0	-	-	CABC_CTRL[1:0]	CABC mode selection. 00b:Bypass mode. 01b:UL mode. 10b:Still mode 11b: Moving mode.	v	
	-	-	0	-	-	-	-	-	RP2EN	2nd repair OP enable/disable control(XOR pin) 0: Disable. 1: Enable.	v	
	-	0	-	-	-	-	-	-	RP1EN	1st repair OP enable/disable control(XOR pin) 0: Disable. 1: Enable.	v	
0xB7	-	-	-	-	-	-	-	0	PCLK_SEL	TCON PCLK source path selection. 0: From OSC IP. 1:From EXT_CLK.	v	
	-	-	-	-	-	0	0	-	OVERLAP[1:0]	Overlap select for MIPI RL type mode. 0: no pixel overlap 1: 2 pixel overlap 2: 4 pixel overlap 3: reserve	v	
0xB8	-	-	-	-	-	-	0	0	MIPI_LAN	MIPI lane number selection(XOR pin MIPI_LAN) 00: reserve 01: 2 lanes 10: reserve 11: 4 lanes	v	
	-	-	-	-	0	0	-	-	LNSW	MIPI lane swap(XOR pin LNSW) Please see chapter 4.4.	v	
	-	-	-	0	-	-	-	-	MIPI_TYPE	MIPI mode selection(XOR pin MIPI_TYPE) 0: multi drop mode 1: RL mode	v	
	-	-	0	-	-	-	-	-	PNSW	MIPI pin polarity swap(XOR pin PNSW) 0: P/N not swap 1: P/N swap	v	
	0	-	-	-	-	-	-	-	GOA_EN	GOA on/off control(XOR pin GOA_EN) 0: GOA off 1: GOA on	v	
0xBA	-	-	-	-	-	-	1	1	INV_SEL[1:0]	POL inversion selection. This function isn't support in BIST mode and Free mode. For ZIGZAG panel only has column inversion. For strip panel 00b: 1line 1dot inversion. 01b: 1+2line 1dot inversion. 10b: 2line 1dot inversion. 11b: Column inversion.	v	
	-	-	-	-	1	1	-	-	SD_ISEL[1:0]	Source bias selection. 00:83% 01:125% 10:167% 11:100%	v	
	-	-	-	0	-	-	-	-	INV_SEL2	INV_SEL[1:0]=01 selection 0: 1+2line 1dot inversion 1: 4line 1dot inversion	v	
	-	-	0	-	-	-	-	-	BLREVONOFF	Source output at power on/off 0: Hi-z. 1: GND.	v	
	1	0	-	-	-	-	-	-	BLREV[1:0]	Source output selection at V-blanking. 00b: Keep output the last line. 01b: Hi-z. 1xb: GND.	v	

Address [7:0]	Data [7:0] (Default)								Name	Description	OTP																										
	7	6	5	4	3	2	1	0																													
0xBD	0	1	1	1	0	0	0	1	T_VCOMS[7:0]	VCOM voltage selection. VCOM=-0.2-0.01xT_VCOMS[7:0].	v																										
										<table border="1"> <thead> <tr> <th>T_VCOMS[7:0]</th><th>Output VCOM(V)</th></tr> </thead> <tbody> <tr><td>0x00</td><td>-0.20</td></tr> <tr><td>0x01</td><td>-0.21</td></tr> <tr><td>0x02</td><td>-0.22</td></tr> <tr><td>0x03</td><td>-0.23</td></tr> <tr><td>:</td><td></td></tr> <tr><td>0x7F</td><td>-1.47</td></tr> <tr><td>0x80</td><td>-1.48</td></tr> <tr><td>0x81</td><td>-1.49</td></tr> <tr><td>:</td><td></td></tr> <tr><td>0xFD</td><td>-2.73</td></tr> <tr><td>0xFE</td><td>-2.74</td></tr> <tr><td>0xFF</td><td>-2.75</td></tr> </tbody> </table>	T_VCOMS[7:0]	Output VCOM(V)	0x00	-0.20	0x01	-0.21	0x02	-0.22	0x03	-0.23	:		0x7F	-1.47	0x80	-1.48	0x81	-1.49	:		0xFD	-2.73	0xFE	-2.74	0xFF	-2.75	
T_VCOMS[7:0]	Output VCOM(V)																																				
0x00	-0.20																																				
0x01	-0.21																																				
0x02	-0.22																																				
0x03	-0.23																																				
:																																					
0x7F	-1.47																																				
0x80	-1.48																																				
0x81	-1.49																																				
:																																					
0xFD	-2.73																																				
0xFE	-2.74																																				
0xFF	-2.75																																				
0xBE	0	1	1	1	0	0	0	0	LPM_VCOMS[7:0]	VCOM voltage selection in LPM mode. Range refer to T_VCOMS table	v																										
0xBF	-	-	-	1	1	0	0	1	VGHS[4:0]	VGH voltage selection. Range is from 8.7V to 18V. Step=0.3V. (Default=16.2V)	v																										
										<table border="1"> <thead> <tr> <th>VGHS[4:0]</th><th>Output VGH(V)</th></tr> </thead> <tbody> <tr><td>0</td><td>8.7</td></tr> <tr><td>1</td><td>9.0</td></tr> <tr><td>2</td><td>9.3</td></tr> <tr><td>3</td><td>9.6</td></tr> <tr><td>:</td><td></td></tr> <tr><td>29</td><td>17.4</td></tr> <tr><td>30</td><td>17.7</td></tr> <tr><td>31</td><td>18.0</td></tr> </tbody> </table>	VGHS[4:0]	Output VGH(V)	0	8.7	1	9.0	2	9.3	3	9.6	:		29	17.4	30	17.7	31	18.0									
VGHS[4:0]	Output VGH(V)																																				
0	8.7																																				
1	9.0																																				
2	9.3																																				
3	9.6																																				
:																																					
29	17.4																																				
30	17.7																																				
31	18.0																																				
0xC0	-	-	-	1	0	0	0	0	VGLS[4:0]	VGL voltage selection. Range is from -6.7V to -16V. Step=0.3V. (Default=-11.5V)	v																										
										<table border="1"> <thead> <tr> <th>VGLS[4:0]</th><th>Output VGL(V)</th></tr> </thead> <tbody> <tr><td>0</td><td>-6.7V</td></tr> <tr><td>1</td><td>-7.0V</td></tr> <tr><td>2</td><td>-7.3V</td></tr> <tr><td>3</td><td>-7.6V</td></tr> <tr><td>:</td><td></td></tr> <tr><td>29</td><td>-15.4V</td></tr> <tr><td>30</td><td>-15.7V</td></tr> <tr><td>31</td><td>-16.0V</td></tr> </tbody> </table>	VGLS[4:0]	Output VGL(V)	0	-6.7V	1	-7.0V	2	-7.3V	3	-7.6V	:		29	-15.4V	30	-15.7V	31	-16.0V									
VGLS[4:0]	Output VGL(V)																																				
0	-6.7V																																				
1	-7.0V																																				
2	-7.3V																																				
3	-7.6V																																				
:																																					
29	-15.4V																																				
30	-15.7V																																				
31	-16.0V																																				
0xC1	-	-	-	-	-	-	1	1	CPCLKH[1:0]	VGH/VGL charge pump clock cycle. 00b:4H 01b:2H 10b:1H 11b:0.5H	v																										
									VGH boosting multiple selection 00: 2X 01: 3X 10: 4X 11: 4X	v																											
	-	-	-	-	1	1	-	-	VGHXSP[1:0]	VGL boosting multiple selection 0: -2X 1: -3X	v																										
0xC2	-	-	-	1	-	-	-	-	VGLXSP	Positive gamma high voltage selection . Range is from 4V ~ 5.5V. (Default=4.2V) Step=0.05V.	v																										
										<table border="1"> <thead> <tr> <th>VPHS[4:0]</th><th>Output VGPH(V)</th></tr> </thead> <tbody> <tr><td>0x00</td><td>4.00V</td></tr> <tr><td>0x01</td><td>4.05V</td></tr> <tr><td>0x02</td><td>4.10V</td></tr> <tr><td>0x03</td><td>4.15V</td></tr> <tr><td>:</td><td></td></tr> <tr><td>0x1D</td><td>5.45V</td></tr> <tr><td>0x1E</td><td>5.50V</td></tr> <tr><td>0x1F</td><td>5.50V</td></tr> </tbody> </table>	VPHS[4:0]	Output VGPH(V)	0x00	4.00V	0x01	4.05V	0x02	4.10V	0x03	4.15V	:		0x1D	5.45V	0x1E	5.50V	0x1F	5.50V									
VPHS[4:0]	Output VGPH(V)																																				
0x00	4.00V																																				
0x01	4.05V																																				
0x02	4.10V																																				
0x03	4.15V																																				
:																																					
0x1D	5.45V																																				
0x1E	5.50V																																				
0x1F	5.50V																																				

Address [7:0]	Data [7:0] (Default)								Name	Description	OTP
	7	6	5	4	3	2	1	0			
0xC3	-	-	-	0	0	0	1	0	VGPLS[4:0]	Positive gamma low voltage selection. Range is from 0.1V ~ 1.6V. (Default=0.2V) Step=0.05V.	v
									VPLS[4:0]	Output VGPL(V)	
	0x00								0x00	0.10V	
	0x01								0x01	0.15V	
	0x02								0x02	0.20V	
	0x03								0x03	0.25V	
									:		
									0x1D	1.55V	
									0x1E	1.60V	
									0x1F	1.60V	
0xC4	-	-	-	0	0	1	0	0	VGNHS[4:0]	Negative gamma high voltage selection. Range is from -4V ~ -5.5V. (Default=-4.2V). Step=0.05V.	v
									VNHS[4:0]	Output VGNH(V)	
	0x00								0x00	-4.00V	
	0x01								0x01	-4.05V	
	0x02								0x02	-4.10V	
	0x03								0x03	-4.15V	
									:		
									0x1D	-5.45V	
									0x1E	-5.50V	
									0x1F	-5.50V	
0xC5	-	-	-	0	0	0	1	0	VGNLS[4:0]	Negative gamma low voltage selection. Range is from -0.1V ~ -1.6V. (Default=-0.2V) Step=0.05V.	v
									VNLS[4:0]	Output VGNL(V)	
	0x00								0x00	-0.10V	
	0x01								0x01	-0.15V	
	0x02								0x02	-0.20V	
	0x03								0x03	-0.25V	
									:		
									0x1D	-1.55V	
									0x1E	-1.60V	
									0x1F	-1.60V	
0xC6	-	0	0	1	0	0	0	0	STILLIMG_DET_NUM	Still image detect frame number. Detect still image input to enter LPM10 mode.2n frames/step(value 0 can't use)	v
0xC7	-	-	-	-	0	0	0	0	RER_NUM	Refresh frame number in LPM10 mode. 2n+1 frames/step	v
0xC8	0	0	0	0	0	0	1	0	NOREF_NUM	No refresh frame number in LPM10 mode 2n+1 frames/step	v
0xCC	-	-	-	0	1	0	0	0	EQ0/1W[4:0] ⁽¹⁾	Source EQ0/1 time setting. EQ0/1W is N. $T_{EQ0}=4N*40ns$ (EQ0/1W=0 N=0,EQ0/1W<4 N=3)	v
	-	0	0	-	-	-	-	-	POCSD_CTL[1:0]	Source output offset cancel method selection. 00:1+2line 01:2line 10:1line 11:off	v
0xCD	0	-	-	-	-	-	-	-	VPP_EN	1:internal VPP enable 0:internal VPP disable	
0xF9	-	-	-	-	-	-	-	1	FLC2B_SEL	FLC2B signal output selection. 1: VGL output 0: FLC2B output	v
	-	-	-	-	-	-	0	-	GOA_POWEROFF	1:GOA keeps VGH 0:GOA keeps active	v
	-	-	-	-	-	1	-	-	GOA_POWERON	CLR1/2 output selection when power on 1:CLR1 keeps VGL,CLR2 keeps VGH 0:CLR1 keeps VGH,CLR2 keeps VGL	v
	-	-	-	-	1	-	-	-	GOA_GAS	GOA output when GAS enable 1:VGH 0:VGL	v
	0	1	0	1	-	-	-	-	Reserved	Reserved	-
0xFB	-	-	-	-	-	-	-	1	GRB	All spi register reset 1: normal 0: reset register	-
0xFC	1	0	0	0	0	0	1	0	PRODUCTID1	Read only. The value is 0x82	-
0xFD	0	1	1	1	1	0	0	1	PRODUCTID2	Read only. The value is 0x79	-
0xFE	1	1	0	1	0	0	0	0	PRODUCTID3	Read only. The value is 0x0D	-
0xFF	0	0	0	0	0	1	1	0	CHIPID	Read only.	-

Note: (1)EQ0: SOUT pre charge to GND when SOUT polarization change.

EQ1:SOUT charges sharing by odd CHs short and even CHs short when n line and n+1 line datas are different up to 1/2.

9.2 Register of page 1 (OTP & GOA MUX)

Address [7:0]	Data [7:0] (Default)								Name	Description	OTP
	7	6	5	4	3	2	1	0			
0xB1	-	-	0	0	0	0	0	0	OTP_GROUP[4:0]	OTP trimming group select. The group range is from group0 to group35	-
0xB2	0	1	0	1	1	0	1	0	OTP_PWD[7:0]	Set to 0xA5 to enable 0xB3 command.	-
0xB3	-	-	-	-	-	-	-	0	OTP_WR ⁽¹⁾	Auto OTP program mode write command	-
	-	-	-	-	-	0	-	-	OTP_RE_LOAD	OTP auto re-load command.	-
	0	-	-	-	-	-	-	-	OTP_BURST_WR ⁽²⁾	OTP burst write command	-
0xB9	DISABLE_OTP[1:0]								OTP function disables.		
									DISABLE_OTP	Master OTP function	Slave OTP function
									00b	Enable	Enable
									01b	Enable	Disable
									10b	Disable	Enable
									11b	Disable	Disable
0xBB	0	0	0	0	0	0	0	0	OTP_BURST_INDEX[7:0]	Burst program group index(group0~7)	-
0xBC	0	0	0	0	0	0	0	0	OTP_BURST_INDEX[15:8]	Burst program group index(group8~15)	-
0xBD	0	0	0	0	0	0	0	0	OTP_BURST_INDEX[23:16]	Burst program group index(group16~23)	-
0xBE	0	0	0	0	0	0	0	0	OTP_BURST_INDEX[31:24]	Burst program group index(group24~31)	-
0xBF	-	-	-	-	0	0	0	0	OTP_BURST_INDEX[35:32]	Burst program group index(group32~35)	-

Note:

(1) OTP auto program mode (program by group) sequence :

Write OTP setting value → write OTP group N(0xB1=N) → write 0xB2=0xA5 → write 0xB3[0]=1

(2) OTP burst write mode(program by group index) sequence :

Write OTP setting value → write group index(0xBB[n]=1,n mean OTP group) → write 0xB2=0xA5 → write 0xB3[7]=1
EX. Program OTP group 5,10,,20,30,35

Write OTP setting value →

write 0xBB[5]=1(group5),0xBC[3]=1(group10),0xBD[4]=1(group20),0xBE[6]=1(group30),0xBF[3]=1(group35)
→ write 0xB2=0xA5 → write 0xB3[7]=1


0xC0~0x D3	-	-	0	0	0	0	0	0	GOUTL_[20:1]_SEL	Mux GOA signal to GOUTL pin.	v
	0	0	-	-	-	-	-	-	GOUTL_[20:1]_STB	GOUTR_20 level in standby mode 00:VGL 01:VGH 10:GND 11:reserve	v
0xD4~0x E7	-	-	0	0	0	0	0	0	GOUTR_[20:1]_SEL	Mux GOA signal to GOUTR pin.	v
	0	0	-	-	-	-	-	-	GOUTR_[20:1]_STB	GOUTR_20 level in standby mode 00:VGL 01:VGH 10:GND 11:reserve	v

SEL[5:0]	GOA Output						
0x00	VGL	0x0A	CKV6	0x14	GCKB	0x1E	CKV12
0x01	STV1	0x0B	CKV7	0x15	DIR	0x1F	CKV13
0x02	STV2	0x0C	CKV8	0x16	DIRB	0x20	CKV14
0x03	STV3	0x0D	CLR1	0x17	STV5	0x21	CKV15
0x04	STV4	0x0E	CLR2	0x18	STV6	0x22	CKV16
0x05	CKV1	0x0F	CLR3	0x19	STV7	0x23	FLC1B
0x06	CKV2	0x10	CLR4	0x1A	STV8	0x24	FLC2B
0x07	CKV3	0x11	FLC1	0x1B	CKV9	0x26	VGH
0x08	CKV4	0x12	FLC2	0x1C	CKV10		
0x09	CKV5	0x13	GCKA	0x1D	CKV11		

9.3 Register of page 3 (GOA)

Address [7:0]	Data [7:0] (Default)								Name	Description	OTP
	7	6	5	4	3	2	1	0			
0xB9	-	-	0	0	0	0	0	0	Reserved	Reserved	-
	-	0	-	-	-	-	-	-	FLC_SEL	FLC output selection 1:for CPT signal output 0:for FLC output	v
	0	-	-	-	-	-	-	-	Reserved	Reserved	-
0xBB	-	-	-	-	-	0	0	0	STV_PREC[2:0]	STV pre-charge width adjustment 1 OSC25M/step	v
	0	0	0	0	-	-	-	-	Reserved	Reserved	-
0xBC	0	0	0	0	0	0	0	0	CKV_FALL_PREC[7:0]	CKV falling pre-charge width adjustment. 1 OSC25M/step	v
0xBE	-	-	-	-	-	0	0	1	GOA_PHASE[2:0]	GOA phase selection. 000b:4 phase. 001b:8 phase. 010b:6 phase. 011b:12phase. 100b:16 phase. others: Reserve.	v
	-	-	-	-	0	-	-	-	CKV_BLANKON	CKV blanking on enable. 0:Disable. 1:Enable.	v
	-	-	-	0	-	-	-	-	Reserved	Reserved	-
	-	-	0	-	-	-	-	-	GOA_UD	GOA scan direction selection:XOR page0 0xB2[5]	v
	0	0	-	-	-	-	-	-	Reserved	Reserved	-

Note: (1)



0xBF	-	-	-	-	0	0	0	0	Reserved	Reserved	-
	-	-	0	1	-	-	-	-	GOA_Tn_FACTOR	GOA Timing (T0~T5) adjustment factor selection. 00: Tnx1 01: Tnx2. 10: Tnx4 11: Tnx8	v
	0	0	-	-	-	-	-	-	Reserved	Reserved	-
0xC2	0	0	0	0	0	0	0	0	GOA_T0[7:0]	Odd STV falling position adjustment. T0=GOA_T0[7:0] x GOA_Tn_FACTOR.	v
0xC3	0	0	1	1	1	0	1	0	GOA_T1[7:0]	Odd STV rising position adjustment. T1=GOA_T1[7:0] x GOA_Tn_FACTOR.	v
0xC4	0	0	0	0	0	0	0	0	GOA_T2[7:0]	Odd CKV falling position adjustment. T2=GOA_T2[7:0] x GOA_Tn_FACTOR.	v
0xC5	0	0	1	0	1	1	0	0	GOA_T3[7:0]	Odd CKV rising position adjustment. T3=GOA_T3[7:0] x GOA_Tn_FACTOR.	v
0xC6	0	0	0	0	0	0	0	0	GOA_T4[7:0]	Odd GCK falling position adjustment. T4=GOA_T4[7:0] x GOA_Tn_FACTOR.	v
0xC7	0	0	0	0	0	0	0	1	GOA_T5[7:0]	Odd GCK rising position adjustment. T5=GOA_T5[7:0] x GOA_Tn_FACTOR.	v

Note: (2) Unit is OSC25M.




Figure 9.1: GOA timing tune

Address [7:0]	Data [7:0] (Default)								Name	Description	OTP
	7	6	5	4	3	2	1	0			
0xC8	-	-	-	0	1	1	0	1	STV_LEAD[4:0]	GOA STV leads time adjustment.	v
	0	0	0	-	-	-	-	-	Reserved	Reserved	-
0xC9	-	-	-	0	1	0	1	1	CKV_LEAD[4:0]	GOA CKV leads time adjustment.	v
	0	0	0	-	-	-	-	-	Reserved	Reserved	-

Note: (3) a. Unit is H.

b. VT is meets V-total.




Figure 9.2: GOA STV time chart

(4)a. Unit is H.

b. VT is meets V-total.




Figure 9.3: GOA CKV time chart

0xCA	-	-	0	0	0	0	1	0	CKV_DUMMY[5:0]	GOA CKV dummy number in V-blanking. The total number is CKV_DUMMY[5:0]xGOA Phase,	v
	-	1	-	-	-	-	-	-	Reserved	Reserved	-
	0	-	-	-	-	-	-	-	CKV_NONOVERLAP	CKV non-overlap control 0: Non-overlap 1: overlap	v

Note: (5) a. N is meets V-Active lines.

b. DUMMY must be less than V-front porch.




Figure 9.4: GOA CKV dummy chart

0xCB	0	0	0	0	0	0	0	0	CKV_RISE_PREC[7:0]	CKV rising pre-charge width adjustment. 1 OSC25M/step	v
------	---	---	---	---	---	---	---	---	--------------------	--	---

Note: (6)





Figure 9.5: GOA precharge time chart


Address [7:0]	Data [7:0] (Default)							Name	Description	OTP
	7	6	5	4	3	2	1	0		
0xCC	-	-	-	-	0	1	0	0	CKV_WIDTH[3:0]	GOA CKV width adjustment.
	0	1	0	0	-	-	-	-	STV_WIDTH[3:0]	GOA STV width adjustment.
0xCD	0	0	0	0	0	1	1	1	GOA_FLC[7:0]	GOA FLC toggle frame adjustment. The toggle frame range is 1 ~ 127 frames.

Note: (7)**Figure 9.6: GOA FLC time chart**

0xCE	-	0	1	0	0	0	0	0	GOA_FLC LEAD[6:0]	FLC toggle point adjustment	v
	0	-	-	-	-	-	-	-	Reserved	Reserved	-
0xCF	-	-	-	-	-	0	0	0	CLR_WD[10:8]	CLR width adjustment bits[10:8]	v
	-	-	-	-	1	-	-	-	CLR_adjsel	CLR adjustment selection 1:rising adjust 0:width adjust	v
	-	1	1	0	-	-	-	-	Reserved	Reserved	-
	0	-	-	-	-	-	-	-	FLC_sync	FLC sync selection 1:Sync with 1 st STV 0:Sync with last DE	v
0xD0	0	0	0	0	0	1	0	1	CKV_BLANK_SHIFT[7:0]	Blank CKV shift from the last DE. H/step	v
0xD1	0	0	0	0	0	1	1	0	CKV_BLANK_WIDTH[7:0]	Blank CKV width adjustment. H/step	v
0xD2	0	0	0	0	0	1	1	0	CLR1_WD[7:0]	GOA CLR1 width adjustment. CLR1_WIDTH[10:0]=CLR1234_WD_MSB[2:0]x256+CLR1_WD[7:0]	v
0xD3	0	0	0	0	0	1	1	0	CLR234_WD[7:0]	GOA CLR234 width adjustment. CLR234_WIDTH[10:0]=CLR1234_WD_MSB[2:0]x256+CLR234_WD[7:0]	v

Note: (8) a. Unit is H.

b. The total value must be less than V-front porch.

**Figure 9.7: CLR width time chart**

0xD4	-	0	0	0	1	0	0	0	CLR1_START[6:0]	CLR1 start position. CLR1_ST[10:0]=CLR1_START_MSB[3:0]x128+CLR1_START[6:0]	v
	1	-	-	-	-	-	-	-	CLR1_POL	CLR1 polarity setting. 0: Non-inversion. 1: Inversion.	v
0xD5	-	0	0	0	1	0	0	1	CLR2_START[6:0]	CLR2 start position. CLR2_ST[10:0]=CLR234_START_MSB[3:0]x128+CLR234_START[6:0]	v
	0	-	-	-	-	-	-	-	CLR2_POL	CLR2 polarity setting. 0: Non-inversion. 1: Inversion.	v
0xD6	-	0	0	0	1	0	0	0	CLR3_START[6:0]	CLR3 start position. CLR3_ST[10:0]=CLR234_START_MSB[3:0]x128+CLR234_START[6:0]	v
	1	-	-	-	-	-	-	-	CLR3_POL	CLR3 polarity setting. 0: Non-inversion. 1: Inversion.	v
0xD7	-	0	0	0	1	0	0	0	CLR4_START[6:0]	CLR4 start position. CLR4_ST[10:0]=CLR234_START_MSB[3:0]x128+CLR234_START[6:0]	v
	0	-	-	-	-	-	-	-	CLR4_POL	CLR4 polarity setting. 0: Non-inversion. 1: Inversion.	v

Address [7:0]	Data [7:0] (Default)								Name	Description	OTP
	7	6	5	4	3	2	1	0			
0xD8	-	-	-	-	0	0	0	0	CLR1_START_MSB[3:0]	MSB[10:7] of CLR1 start position.	v
	0	0	0	0	-	-	-	-	CLR2/3/4_START_MSB[3:0]	MSB[10:7] of CLR2/3/4 start position.	v

Note: (9) a. Unit is H-total.
b. The total value must be less than V-total


Internal DE 

Figure 9.8: CLR start position time chart

0xD9	-	-	-	-	-	-	-	0	CLR2 LEAD	GOA CLR2 offset direction setting.	v
	-	-	-	-	-	-	0	-	CLR3 LEAD	GOA CLR3 offset direction setting.	v
	-	-	-	-	-	0	-	-	CLR4 LEAD	GOA CLR4 offset direction setting.	v
	0	0	0	0	0	-	-	-	Reserved	Reserved	-
	-	-	-	-	-	-	-	0	CLR1 LEAD	GOA CLR1 offset direction setting.	v
0xDB	-	-	-	-	0	0	0	-	FLC_NONOVLAP[1:0]	FLC overlap setting. 00b:0H x1b:1H 10b:2H	v
	0	0	0	0	-	-	-	-	Reserved	Reserved	-
	0xDD	0	0	0	0	0	0	1	GOA_T2B[7:0]	Even CKV falling position adjustment. T0=GOA_T2B[7:0] x GOA_Tn FACTOR.	v
0xDE	0	0	1	0	1	1	0	0	GOA_T3B[7:0]	Even CKV rising position adjustment. T0=GOA_T3B[7:0] x GOA_Tn FACTOR.	v
0xE6	0	0	0	0	0	0	0	0	GOA_T0B[7:0]	Even STV falling position adjustment. T0=GOA_T0B[7:0] x GOA_Tn FACTOR.	v
0xE7	0	0	1	1	1	0	1	0	GOA_T1B[7:0]	Even STV rising position adjustment. T0=GOA_T1B[7:0] x GOA_Tn FACTOR.	v

9.4 Register of page 5 (MIPI)

Address(M) is for master, Address(S) is for slave, Address(M/S) is for master and slave

Address [7:0]	Data [7:0] (Default)								Name	Description	OTP																
	7	6	5	4	3	2	1	0																			
0xB1	-	-	-	-	-	1	0	1	Reserved	Reserved	v																
	-	-	-	-	0	-	-	-	R_EoTpEN	Decode EoTp packet enable. 0:disable 1:enable	v																
	1	1	1	0	-	-	-	-	Reserved	Reserved	v																
0xB3	-	-	-	-	0	0	1	0	T_TLPX	TLPX time of BTA adjustment TLPX time=T_TLPX*40ns	v																
	-	-	-	1	-	-	-	-	Lhs_settle	Ths_settle time latch by OSC25 edge selection. 1:rising 0:falling	v																
	0	0	1	-	-	-	-	-	Ths_settle	Ths_settle adjustment Ths settle time=(Ths settle+1)*40ns	v																
0xC0(M) 0xD9(S)									TRC_VAL	Terminal resistor of CLK lane value adjustment	v																
										<table border="1"><thead><tr><th>TR_ADJ[2:0]</th><th>TR(ohm)</th></tr></thead><tbody><tr><td>000</td><td>255</td></tr><tr><td>001</td><td>192</td></tr><tr><td>010</td><td>153</td></tr><tr><td>011</td><td>128</td></tr><tr><td>100</td><td>118</td></tr><tr><td>101</td><td>102</td></tr><tr><td>110</td><td>90</td></tr><tr><td>111</td><td>81</td></tr></tbody></table>		TR_ADJ[2:0]	TR(ohm)	000	255	001	192	010	153	011	128	100	118	101	102	110	90
TR_ADJ[2:0]	TR(ohm)																										
000	255																										
001	192																										
010	153																										
011	128																										
100	118																										
101	102																										
110	90																										
111	81																										
									Terminal resistor enable 00: turn on TR 10: turn off TR																		
									Terminal resistor enable 00: turn on TR 10: turn off TR																		
									Terminal resistor of data lane value adjustment	v																	
									<table border="1"><thead><tr><th>TR_ADJ[2:0]</th><th>TR(ohm)</th></tr></thead><tbody><tr><td>000</td><td>255</td></tr><tr><td>001</td><td>192</td></tr><tr><td>010</td><td>153</td></tr><tr><td>011</td><td>128</td></tr><tr><td>100</td><td>118</td></tr><tr><td>101</td><td>102</td></tr><tr><td>110</td><td>90</td></tr><tr><td>111</td><td>81</td></tr></tbody></table>		TR_ADJ[2:0]	TR(ohm)	000	255	001	192	010	153	011	128	100	118	101	102	110	90	111
TR_ADJ[2:0]	TR(ohm)																										
000	255																										
001	192																										
010	153																										
011	128																										
100	118																										
101	102																										
110	90																										
111	81																										
									Terminal resistor of data lane value adjustment																		
									<table border="1"><thead><tr><th>TR_ADJ[2:0]</th><th>TR(ohm)</th></tr></thead><tbody><tr><td>000</td><td>255</td></tr><tr><td>001</td><td>192</td></tr><tr><td>010</td><td>153</td></tr><tr><td>011</td><td>128</td></tr><tr><td>100</td><td>118</td></tr><tr><td>101</td><td>102</td></tr><tr><td>110</td><td>90</td></tr><tr><td>111</td><td>81</td></tr></tbody></table>	TR_ADJ[2:0]	TR(ohm)	000	255	001	192	010	153	011	128	100	118	101	102	110	90	111	81
TR_ADJ[2:0]	TR(ohm)																										
000	255																										
001	192																										
010	153																										
011	128																										
100	118																										
101	102																										
110	90																										
111	81																										
									Terminal resistor of data lane value adjustment																		
0xC5(M/S)	-	-	-	1	-	-	-	-	Reserved	Reserved	v																
	-	0	0	1	-	-	-	-	TUNEC	CLK lane skew adjustment	v																
	-	-	-	-	0	0	0	0	TUNED0	Data lane0 skew adjustment	v																
	-	0	0	0	-	-	-	-	TUNED1	Data lane1 skew adjustment	v																
0xC7(M) 0xDD(S)	-	-	-	-	0	0	0	0	TUNED2	Data lane2 skew adjustment	v																
	-	0	0	0	-	-	-	-	TUNED3	Data lane3 skew adjustment	v																

9.5 Register of page 6 (Engineer)

Address [7:0]	Data [7:0] (Default)								Name	Description	OTP																		
	7	6	5	4	3	2	1	0																					
0xB8	0	1	0	1	1	0	1	0	Engineer_PWD	Engineer_PWD = A5h to enable engineer register	v																		
0xBC	-	-	-	-	-	0	0	0	POCGMD_CTL	Gamma buffer chopper control	v																		
										<table border="1"> <thead> <tr> <th>Value</th> <th>POCGMD_CTL</th> </tr> </thead> <tbody> <tr><td>0</td><td>1 line</td></tr> <tr><td>1</td><td>2 line</td></tr> <tr><td>2</td><td>4 line</td></tr> <tr><td>3</td><td>1 frame</td></tr> <tr><td>4</td><td>2 frame</td></tr> <tr><td>5</td><td>4 frame</td></tr> <tr><td>6</td><td>8 frame</td></tr> <tr><td>7</td><td>Non toggle</td></tr> </tbody> </table>	Value	POCGMD_CTL	0	1 line	1	2 line	2	4 line	3	1 frame	4	2 frame	5	4 frame	6	8 frame	7	Non toggle	
Value	POCGMD_CTL																												
0	1 line																												
1	2 line																												
2	4 line																												
3	1 frame																												
4	2 frame																												
5	4 frame																												
6	8 frame																												
7	Non toggle																												
	-	0	0	0	-	-	-	-	POCGM_CTL	Gamma chopper control	v																		
										<table border="1"> <thead> <tr> <th>Value</th> <th>POCGM_CTL</th> </tr> </thead> <tbody> <tr><td>0</td><td>1 line</td></tr> <tr><td>1</td><td>2 line</td></tr> <tr><td>2</td><td>4 line</td></tr> <tr><td>3</td><td>1 frame</td></tr> <tr><td>4</td><td>2 frame</td></tr> <tr><td>5</td><td>4 frame</td></tr> <tr><td>6</td><td>8 frame</td></tr> <tr><td>7</td><td>Non toggle</td></tr> </tbody> </table>	Value	POCGM_CTL	0	1 line	1	2 line	2	4 line	3	1 frame	4	2 frame	5	4 frame	6	8 frame	7	Non toggle	
Value	POCGM_CTL																												
0	1 line																												
1	2 line																												
2	4 line																												
3	1 frame																												
4	2 frame																												
5	4 frame																												
6	8 frame																												
7	Non toggle																												
0xC0	0	1	0	1	1	0	1	0	Function_EN	Function_EN=A5h to enable in-house function	v																		
0xC7	-	-	-	-	-	-	1	0	VCCS	VCC adjustment 00:1.45mV,01:1.5mV,10:1.55mV,11:1.6mV	v																		
	-	-	-	-	1	0	-	-	VCCIIS	VCCIIS adjustment. 00:1.45mV,01:1.5mV,10:1.55mV,11:1.6mV	v																		
0xD5	0	0	1	0	0	1	1	0	GOE_WD	Source delay time adjustment(CKV falling to Source off) Source delay time=GOE_WD*40ns	v																		

10. Function Description

10.1 BIST function

When BIST_ENB is trigger to low, then HX8279-D01 will leave normal operation mode and starts to generate the BIST pattern to LCD panel without MIPI input signals.

10.1.1 BIST output timing

BIST mode	H-active	H-total	V-total	Frame rate(Hz)	osc_freq(MHz)
1200RGBx1920	600	690	1940	60	80
1200RGBx1600	600	696	1620	60	68
1080RGBx1920	540	632	1940	60	74
600RGBx1024	300	345	1044	60	21

Note: (1) BIST mode is 2-pixel/dclk.

Table 10.1: BIST mode with multi drop type

BIST mode	H-active	H-total	V-total	Frame rate(Hz)	osc_freq(MHz)
1200RGBx1920	300	420	1940	56	46
1200RGBx1600	300	420	1620	57	39
1080RGBx1920	270	380	1940	56	42
600RGBx1024	300	430	1044	55	25

Note: (1) BIST mode is 4-pixel/dclk.

Table 10.2: BIST mode with RL type

10.1.2 BIST pattern

The BIST pattern is illustrated as below figure. Each pattern will display about 127 frames.




Figure 10.1: BIST pattern loop

10.2 OTP function

10.2.1 OTP programming by internal VPP and OTP time check flow




Figure 10.2: OTP of VCOM and ID programming flow

GOA OTP flow




Figure 10.3: OTP of GOA programming flow

10.2.2 OTP group table

OTP_index	D7	D6	D5	D4	D3	D2	D1	D0	Group	SPI page	SPI address
0	W1	-	-	-	-	-	-	-	GROUP0	-	
1					T_VCOMS[7:0]					3D	
2	W2	-	-	-	-	-	-	-		-	
3					T_VCOMS[7:0]					3D	
4	W3	-	-	-	-	-	-	-		-	
5					T_VCOMS[7:0]					3D	
6	W4	-	-	-	-	-	-	-		-	
7					T_VCOMS[7:0]					3D	
8	W5	-	-	-	-	-	-	-		-	
9					T_VCOMS[7:0]					3D	
10	W6	-	-	-	-	-	-	-		-	
11					T_VCOMS[7:0]					3D	
12	W7	-	-	-	-	-	-	-		-	
13					T_VCOMS[7:0]					3D	
14	W8	-	-	-	-	-	-	-		-	
15					T_VCOMS[7:0]					3D	
16	W1	-	-	-	-	-	-	-	GROUP1	-	
17					LPM_VCOMS[7:0]					3E	
18	W1	-	UPDNB	LR	ZIGZAG	ZTYPE	NBW	BISTB		32	
19	DISP_ON		LPM_CTRL[1:0]	PWRMD	VRES_FIX	LED_EN		RES[1:0]		33	
20				VRES[7:0]						34	
21				ZDATA[7:0]						35	
22	-	RP1EN	RP2EN	-	CABC_CTRL[1:0]	DITHER_EN	D_GAM_EN			36	
23	-	-	-		OVERLAP[3:0]			PCLK_SEL	GROUP2	37	
24	GOA_EN	VCOM_EN	PNSW	MIPI_TYPE	LNSW[1:0]		MIPI_LAN[1:0]			38	
26	BLREV[1:0]	BLREVONFF		INV_SEL2	SD_ISSEL[1:0]		INV_SEL[1:0]			3a	
27	W1	-	-		VGHS[4:0]					3f	
28	-	-	-		VGLS[4:0]					40	
29	-	-	-	VGLXSP[1:0]	VGHXSP[1:0]		CPCLKH [1:0]			41	
30	-	-	-		VPHS[4:0]					42	
31	-	-	-		VPLS[4:0]					43	
32	-	-	-		VNHS[4:0]				GROUP3	44	
33	-	-	-		VNLS[4:0]					45	
34	W1				STILLIMG_DET_NUM[6:0]					46	
35	-	-	-	-	REF_NUM[3:0]					47	
36					NOREF_NUM[7:0]					48	
40	W1	POCSD_CTL[1:0]			SD_EQW[4:0]				GROUP5	4c	
44	W1	-	-	-	-	-	-	-		-	
45	GOUTL_1_STB[1:0]				GOUTL_1_SEL[5:0]					40	
46	GOUTL_2_STB[1:0]				GOUTL_2_SEL[5:0]					41	
47	GOUTL_3_STB[1:0]				GOUTL_3_SEL[5:0]					42	
48	GOUTL_4_STB[1:0]				GOUTL_4_SEL[5:0]					43	
49	GOUTL_5_STB[1:0]				GOUTL_5_SEL[5:0]					44	
50	GOUTL_6_STB[1:0]				GOUTL_6_SEL[5:0]				GROUP7	45	
51	GOUTL_7_STB[1:0]				GOUTL_7_SEL[5:0]					46	
52	GOUTL_8_STB[1:0]				GOUTL_8_SEL[5:0]					47	

Himax Confidential

This information contained herein is the exclusive property of Himax and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Himax.

-P.98-
May, 2019

53	GOUTL_9_STB[1:0]	GOUTL_9_SEL[5:0]					48
54	GOUTL_10_STB[1:0]	GOUTL_10_SEL[5:0]					49
55	GOUTL_11_STB[1:0]	GOUTL_11_SEL[5:0]					4a
56	GOUTL_12_STB[1:0]	GOUTL_12_SEL[5:0]					4b
57	GOUTL_13_STB[1:0]	GOUTL_13_SEL[5:0]					4c
58	GOUTL_14_STB[1:0]	GOUTL_14_SEL[5:0]					4d
59	GOUTL_15_STB[1:0]	GOUTL_15_SEL[5:0]					4e
60	GOUTL_16_STB[1:0]	GOUTL_16_SEL[5:0]					4f
61	GOUTL_17_STB[1:0]	GOUTL_17_SEL[5:0]					50
62	GOUTL_18_STB[1:0]	GOUTL_18_SEL[5:0]					51
63	GOUTL_19_STB[1:0]	GOUTL_19_SEL[5:0]					52
64	GOUTL_20_STB[1:0]	GOUTL_20_SEL[5:0]					53
65	GOUTR_1_STB[1:0]	GOUTR_1_SEL[5:0]					54
66	GOUTR_2_STB[1:0]	GOUTR_2_SEL[5:0]					55
67	GOUTR_3_STB[1:0]	GOUTR_3_SEL[5:0]					56
68	GOUTR_4_STB[1:0]	GOUTR_4_SEL[5:0]					57
69	GOUTR_5_STB[1:0]	GOUTR_5_SEL[5:0]					58
70	GOUTR_6_STB[1:0]	GOUTR_6_SEL[5:0]					59
71	GOUTR_7_STB[1:0]	GOUTR_7_SEL[5:0]					5a
72	GOUTR_8_STB[1:0]	GOUTR_8_SEL[5:0]					5b
73	GOUTR_9_STB[1:0]	GOUTR_9_SEL[5:0]					5c
74	GOUTR_10_STB[1:0]	GOUTR_10_SEL[5:0]					5d
75	GOUTR_11_STB[1:0]	GOUTR_11_SEL[5:0]					5e
76	GOUTR_12_STB[1:0]	GOUTR_12_SEL[5:0]					5f
77	GOUTR_13_STB[1:0]	GOUTR_13_SEL[5:0]					60
78	GOUTR_14_STB[1:0]	GOUTR_14_SEL[5:0]					61
79	GOUTR_15_STB[1:0]	GOUTR_15_SEL[5:0]					62
80	GOUTR_16_STB[1:0]	GOUTR_16_SEL[5:0]					63
81	GOUTR_17_STB[1:0]	GOUTR_17_SEL[5:0]					64
82	GOUTR_18_STB[1:0]	GOUTR_18_SEL[5:0]					65
83	GOUTR_19_STB[1:0]	GOUTR_19_SEL[5:0]					66
84	GOUTR_20_STB[1:0]	GOUTR_20_SEL[5:0]					67
85	W1	-	-	-	T_PVP_0[2:0]		40
86	-	-	T_PVP_1[5:0]				41
87	-	-	T_PVP_2[5:0]				42
88	-	-	T_PVP_3[5:0]				43
89	-	-	T_PVP_4[5:0]				44
90	-	-	T_PVP_5[5:0]				45
91	-	-	T_PVP_6[5:0]				46
92	-	-	T_PVP_7[5:0]				47
93	-	-	T_PVP_8[5:0]			page2	48
94	-	-	T_PVP_9[5:0]				49
95	-	-	T_PVP_10[5:0]				4a
96	-	-	T_PVP_11[5:0]				4b
97	-	-	T_PVP_12[5:0]				4c
98	-	-	T_PVP_13[5:0]				4d
99	-	-	T_PVP_14[5:0]				4e
100	-	-	T_PVP_15[5:0]				4f
101	-	-	-	-	T_PVP_16[2:0]		50

Himax Confidential

This information contained herein is the exclusive property of Himax and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Himax.

-P.99-
May, 2019

103	-	-	-	-	-	T_PVN_0[2:0]		52
104	-	-	-	-	-	T_PVN_1[5:0]		53
105	-	-	-	-	-	T_PVN_2[5:0]		54
106	-	-	-	-	-	T_PVN_3[5:0]		55
107	-	-	-	-	-	T_PVN_4[5:0]		56
108	-	-	-	-	-	T_PVN_5[5:0]		57
109	-	-	-	-	-	T_PVN_6[5:0]		58
110	-	-	-	-	-	T_PVN_7[5:0]		59
111	-	-	-	-	-	T_PVN_8[5:0]		5a
112	-	-	-	-	-	T_PVN_9[5:0]		5b
113	-	-	-	-	-	T_PVN_10[5:0]		5c
114	-	-	-	-	-	T_PVN_11[5:0]		5d
115	-	-	-	-	-	T_PVN_12[5:0]		5e
116	-	-	-	-	-	T_PVN_13[5:0]		5f
117	-	-	-	-	-	T_PVN_14[5:0]		60
118	-	-	-	-	-	T_PVN_15[5:0]		61
119	-	-	-	-	-	T_PVN_16[2:0]		62
120	W1	-	-	-	-	-	-	-
122	-	-	-	-	-	STV_PREC[3:0]	Group9	3b
123	-	-	-	-	-	CKV_FALL_PREC[7:0]		3c
124	-	-	-	-	-	spi_goa_ckv_prec_cnt_1stFrame[7:0]		3d
125	-	-	-	-	CKV_BLANKO_N	GOA_PHASE[2:0]		3e
126	-	-	-	GOA_Tn_FACTOR[1:0]	-	-		3f
127	W1	-	-	-	-	-		-
128	-	-	-	-	-	GOA_T0[7:0]		42
129	-	-	-	-	-	GOA_T1[7:0]		43
130	-	-	-	-	-	GOA_T2[7:0]		44
131	-	-	-	-	-	GOA_T3[7:0]		45
132	-	-	-	-	-	GOA_T4[7:0]		46
133	-	-	-	-	-	GOA_T5[7:0]		47
134	-	-	-	-	-	STV_LEAD[4:0]		48
135	-	-	-	-	-	CKV_LEAD[4:0]		49
136	CKV_NONOVERL_AP	-	-	-	-	CKV_DUMMY[5:0]		4a
137	-	-	-	-	-	CKV_RISE_PREC[7:0]	page3	4b
138	-	-	-	-	-	CKV_WIDTH[3:0]		4c
139	-	-	-	-	-	GOA_FLC[7:0]		4d
140	-	-	-	-	-	GOA_FLC_ALEAD[6:0]		4e
142	-	-	-	-	-	CKV_BLANK_SHIFT[7:0]		50
143	-	-	-	-	-	CKV_BLANK_WIDTH[7:0]		51
144	-	-	-	-	-	CLR1_WD[7:0]		52
145	-	-	-	-	-	CLR234_WD[7:0]		53
146	CLR1_POL	-	-	-	-	CLR1_START[6:0]		54
147	CLR2_POL	-	-	-	-	CLR2_START[6:0]		55
148	CLR3_POL	-	-	-	-	CLR3_START[6:0]		56
149	CLR4_POL	-	-	-	-	CLR4_START[6:0]		57
150	-	-	-	-	-	CLR2/3/4_START_MSB[3:0]		58
151	-	-	-	-	-	CLR1_START_MSB[3:0]		59
153	-	-	-	-	-	CLR4 LEAD CLR3 LEAD CLR2 LEAD		5b
155	-	-	-	-	-	FLC_NONOVLP[1:0] CLR1 LEAD		5d
156	-	-	-	-	-	GOA_T2B[7:0]		5e

Himax Confidential

This information contained herein is the exclusive property of Himax and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Himax.

-P.100-
May, 2019

164	GOA_T0B[7:0]									66							
165	GOA_T1B[7:0]									67							
166	W2	-	-	-	-	-	-	-		-							
167	GOA_T0[7:0]									42							
168	GOA_T1[7:0]									43							
169	GOA_T2[7:0]									44							
170	GOA_T3[7:0]									45							
171	GOA_T4[7:0]									46							
172	GOA_T5[7:0]									47							
173	-	-	-	STV_LEAD[4:0]						48							
174	-	-	-	CKV_LEAD[4:0]						49							
175	CKV_NONOVERLAP	-	CKV_DUMMY[5:0]							4a							
176	CKV_RISE_PREC[7:0]									4b							
177	STV_WIDTH[3:0]				CKV_WIDTH[3:0]					4c							
178	GOA_FLC[7:0]									4d							
179	-	GOA)FLCA LEAD[6:0]								4e							
181	CKV_BLANK_SHIFT[7:0]									50							
182	CKV_BLANK_WIDTH[7:0]									51							
183	CLR1_WD[7:0]									52							
184	CLR234_WD[7:0]									53							
185	CLR1_POL	CLR1_START[6:0]								54							
186	CLR2_POL	CLR2_START[6:0]								55							
187	CLR3_POL	CLR3_START[6:0]								56							
188	CLR4_POL	CLR4_START[6:0]								57							
189	CLR2/3/4_START_MSB[3:0]				CLR1_START_MSB[3:0]					58							
190	-	-	-	-	-	CLR4_LEAD	CLR3_LEAD	CLR2_LEAD		59							
192	-	-	-	-	-	FLC_NONOVLP[1:0]		CLR1_LEAD		5b							
194	GOA_T2B[7:0]									5d							
195	GOA_T3B[7:0]									5e							
203	GOA_T0B[7:0]									66							
204	GOA_T1B[7:0]									67							
324	W1	-	-	-	-	-	-	-		-							
325	PGMA1R[7:0]									31							
326	PGMA2R[7:0]									32							
327	PGMA3R[7:0]									33							
328	PGMA4R[7:0]									34							
329	PGMA5R[7:0]									35							
330	PGMA6R[7:0]									36							
331	PGMA7R[7:0]									37							
332	PGMA8R[7:0]									38							
333	PGMA9R[7:0]									39							
334	PGMA10R[7:0]								GROUP29	page7 3a							
335	PGMA11R[7:0]									3b							
336	PGMA12R[7:0]									3c							
337	PGMA13R[7:0]									3d							
338	PGMA14R[7:0]									3e							
339	PGMA15R[7:0]									3f							
340	PGMA16R[7:0]									40							
341	PGMA17R[7:0]									41							
342	PGMA18R[7:0]									42							
343	PGMA19R[7:0]									43							
344	PGMA20R[7:0]									44							

Himax Confidential

This information contained herein is the exclusive property of Himax and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Himax.

-P.101-
May, 2019

345	PGMA21R[7:0]				GROUP30	page8	45		
346	PGMA22R[7:0]						46		
347	PGMA23R[7:0]						47		
348	PGMA24R[7:0]						48		
349	PGMA1R[9:8]	PGMA2R[9:8]	PGMA3R[9:8]	PGMA4R[9:8]			49		
350	PGMA5R[9:8]	PGMA6R[9:8]	PGMA7R[9:8]	PGMA8R[9:8]			4a		
351	PGMA9R[9:8]	PGMA10R[9:8]	PGMA11R[9:8]	PGMA12R[9:8]			4b		
352	PGMA13R[9:8]	PGMA14R[9:8]	PGMA15R[9:8]	PGMA16R[9:8]			4c		
353	PGMA17R[9:8]	PGMA18R[9:8]	PGMA19R[9:8]	PGMA20R[9:8]			4d		
354	PGMA21R[9:8]	PGMA22R[9:8]	PGMA23R[9:8]	PGMA24R[9:8]			4e		
355	W1	-	-	-			-		
356	PGMA1G[7:0]						31		
357	PGMA2G[7:0]						32		
358	PGMA3G[7:0]						33		
359	PGMA4G[7:0]						34		
360	PGMA5G[7:0]						35		
361	PGMA6G[7:0]						36		
362	PGMA7G[7:0]						37		
363	PGMA8G[7:0]						38		
364	PGMA9G[7:0]						39		
365	PGMA10G[7:0]						3a		
366	PGMA11G[7:0]						3b		
367	PGMA12G[7:0]						3c		
368	PGMA13G[7:0]						3d		
369	PGMA14G[7:0]						3e		
370	PGMA15G[7:0]						3f		
371	PGMA16G[7:0]						40		
372	PGMA17G[7:0]						41		
373	PGMA18G[7:0]						42		
374	PGMA19G[7:0]						43		
375	PGMA20G[7:0]						44		
376	PGMA21G[7:0]						45		
377	PGMA22G[7:0]						46		
378	PGMA23G[7:0]						47		
379	PGMA24G[7:0]						48		
380	PGMA1G[9:8]	PGMA2G[9:8]	PGMA3G[9:8]	PGMA4G[9:8]			49		
381	PGMA5G[9:8]	PGMA6G[9:8]	PGMA7G[9:8]	PGMA8G[9:8]			4a		
382	PGMA9G[9:8]	PGMA10G[9:8]	PGMA11G[9:8]	PGMA12G[9:8]			4b		
383	PGMA13G[9:8]	PGMA14G[9:8]	PGMA15G[9:8]	PGMA16G[9:8]			4c		
384	PGMA17G[9:8]	PGMA18G[9:8]	PGMA19G[9:8]	PGMA20G[9:8]			4d		
385	PGMA21G[9:8]	PGMA22G[9:8]	PGMA23G[9:8]	PGMA24G[9:8]			4e		
386	W1	-	-	-			-		
387	PGMA1B[7:0]						31		
388	PGMA2B[7:0]						32		
389	PGMA3B[7:0]						33		
390	PGMA4B[7:0]						34		
391	PGMA5B[7:0]						35		
392	PGMA6B[7:0]						36		
393	PGMA7B[7:0]						37		
394	PGMA8B[7:0]						38		
395	PGMA9B[7:0]						39		

Himax Confidential

This information contained herein is the exclusive property of Himax and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Himax.

-P.102-
May, 2019

396	PGMA10B[7:0]					3a	
397	PGMA11B[7:0]					3b	
398	PGMA12B[7:0]					3c	
399	PGMA13B[7:0]					3d	
400	PGMA14B[7:0]					3e	
401	PGMA15B[7:0]					3f	
402	PGMA16B[7:0]					40	
403	PGMA17B[7:0]					41	
404	PGMA18B[7:0]					42	
405	PGMA19B[7:0]					43	
406	PGMA20B[7:0]					44	
407	PGMA21B[7:0]					45	
408	PGMA22B[7:0]					46	
409	PGMA23B[7:0]					47	
410	PGMA24B[7:0]					48	
411	PGMA1B[9:8]	PGMA2B[9:8]	PGMA3B[9:8]	PGMA4B[9:8]		49	
412	PGMA5B[9:8]	PGMA6B[9:8]	PGMA7B[9:8]	PGMA8B[9:8]		4a	
413	PGMA9B[9:8]	PGMA10B[9:8]	PGMA11B[9:8]	PGMA12B[9:8]		4b	
414	PGMA13B[9:8]	PGMA14B[9:8]	PGMA15B[9:8]	PGMA16B[9:8]		4c	
415	PGMA17B[9:8]	PGMA18B[9:8]	PGMA19B[9:8]	PGMA20B[9:8]		4d	
416	PGMA21B[9:8]	PGMA22B[9:8]	PGMA23B[9:8]	PGMA24B[9:8]		4e	
417	W1	-	-	-		-	
418	NGMA1R[7:0]					31	
419	NGMA2R[7:0]					32	
420	NGMA3R[7:0]					33	
421	NGMA4R[7:0]					34	
422	NGMA5R[7:0]					35	
423	NGMA6R[7:0]					36	
424	NGMA7R[7:0]					37	
425	NGMA8R[7:0]					38	
426	NGMA9R[7:0]					39	
427	NGMA10R[7:0]					3a	
428	NGMA11R[7:0]					3b	
429	NGMA12R[7:0]				GROUP32 page10	3c	
430	NGMA13R[7:0]					3d	
431	NGMA14R[7:0]					3e	
432	NGMA15R[7:0]					3f	
433	NGMA16R[7:0]					40	
434	NGMA17R[7:0]					41	
435	NGMA18R[7:0]					42	
436	NGMA19R[7:0]					43	
437	NGMA20R[7:0]					44	
438	NGMA21R[7:0]					45	
439	NGMA22R[7:0]					46	
440	NGMA23R[7:0]					47	
441	NGMA24R[7:0]					48	

Himax Confidential

This information contained herein is the exclusive property of Himax and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Himax.

-P.103-
May, 2019

442	NGMA1R[9:8]	NGMA2R[9:8]	NGMA3R[9:8]	NGMA4R[9:8]					49
443	NGMA5R[9:8]	NGMA6R[9:8]	NGMA7R[9:8]	NGMA8R[9:8]					4a
444	NGMA9R[9:8]	NGMA10R[9:8]	NGMA11R[9:8]	NGMA12R[9:8]					4b
445	NGMA13R[9:8]	NGMA14R[9:8]	NGMA15R[9:8]	NGMA16R[9:8]					4c
446	NGMA17R[9:8]	NGMA18R[9:8]	NGMA19R[9:8]	NGMA20R[9:8]					4d
447	NGMA21R[9:8]	NGMA22R[9:8]	NGMA23R[9:8]	NGMA24R[9:8]					4e
448	W1	-	-	-	-	-	-	-	-
449	NGMA1G[7:0]								31
450	NGMA2G[7:0]								32
451	NGMA3G[7:0]								33
452	NGMA4G[7:0]								34
453	NGMA5G[7:0]								35
454	NGMA6G[7:0]								36
455	NGMA7G[7:0]								37
456	NGMA8G[7:0]								38
457	NGMA9G[7:0]								39
458	NGMA10G[7:0]								3a
459	NGMA11G[7:0]								3b
460	NGMA12G[7:0]								3c
461	NGMA13G[7:0]								3d
462	NGMA14G[7:0]								3e
463	NGMA15G[7:0]								3f
464	NGMA16G[7:0]								40
465	NGMA17G[7:0]								41
466	NGMA18G[7:0]								42
467	NGMA19G[7:0]								43
468	NGMA20G[7:0]								44
469	NGMA21G[7:0]								45
470	NGMA22G[7:0]								46
471	NGMA23G[7:0]								47
472	NGMA24G[7:0]								48
473	NGMA1G[9:8]	NGMA2G[9:8]	NGMA3G[9:8]	NGMA4G[9:8]					49
474	NGMA5G[9:8]	NGMA6G[9:8]	NGMA7G[9:8]	NGMA8G[9:8]					4a
475	NGMA9G[9:8]	NGMA10G[9:8]	NGMA11G[9:8]	NGMA12G[9:8]					4b
476	NGMA13G[9:8]	NGMA14G[9:8]	NGMA15G[9:8]	NGMA16G[9:8]					4c
477	NGMA17G[9:8]	NGMA18G[9:8]	NGMA19G[9:8]	NGMA20G[9:8]					4d
478	NGMA21G[9:8]	NGMA22G[9:8]	NGMA23G[9:8]	NGMA24G[9:8]					4e
479	W1	-	-	-	-	-	-	-	-
480	NGMA1B[7:0]								31
481	NGMA2B[7:0]								32
482	NGMA3B[7:0]								33
483	NGMA4B[7:0]								34
484	NGMA5B[7:0]								35
485	NGMA6B[7:0]								36

Himax Confidential

This information contained herein is the exclusive property of Himax and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Himax.

-P.104-
May, 2019

GROUP33 page11

GROUP34 page12

486	NGMA7B[7:0]			
487	NGMA8B[7:0]			
488	NGMA9B[7:0]			
489	NGMA10B[7:0]			
490	NGMA11B[7:0]			
491	NGMA12B[7:0]			
492	NGMA13B[7:0]			
493	NGMA14B[7:0]			
494	NGMA15B[7:0]			
495	NGMA16B[7:0]			
496	NGMA17B[7:0]			
497	NGMA18B[7:0]			
498	NGMA19B[7:0]			
499	NGMA20B[7:0]			
500	NGMA21B[7:0]			
501	NGMA22B[7:0]			
502	NGMA23B[7:0]			
503	NGMA24B[7:0]			
504	NGMA1B[9:8]	NGMA2B[9:8]	NGMA3B[9:8]	NGMA4B[9:8]
505	NGMA5B[9:8]	NGMA6B[9:8]	NGMA7B[9:8]	NGMA8B[9:8]
506	NGMA9B[9:8]	NGMA10B[9:8]	NGMA11B[9:8]	NGMA12B[9:8]
507	NGMA13B[9:8]	NGMA14B[9:8]	NGMA15B[9:8]	NGMA16B[9:8]
508	NGMA17B[9:8]	NGMA18B[9:8]	NGMA19B[9:8]	NGMA20B[9:8]
509	NGMA21B[9:8]	NGMA22B[9:8]	NGMA23B[9:8]	NGMA24B[9:8]
510	W1	VENDER_ID[6:0]		
511	W2	VENDER_ID[6:0]		

GROUP35	page0	31
	page0	31

11. Gamma Adjustment Function

11.1 Gamma voltage generator for source driver

The HX8279-D01 incorporates digital gamma adjustment function. Gamma adjustment operation is implemented by deciding the 10bit levels firstly in digital gamma adjustment control registers then dithering 8bit data to match the LCD panel. These registers are available for both polarities per RGB.





Figure 11.1: Grayscale control

11.2 Digital gamma curve adjustment

The gamma correction are done by 24-segment piecewise linear interpolation. The 24 segments are defined with 24 register values for level 0, 1, 3, 7, 11, 15, 23, 31, 47, 63, 95, 127, 128, 160, 192, 208, 224, 232, 240, 244, 248, 252, 254 and 255. These 24 register values defined the positive and negative gamma curve and RGB data. The gamma correction output data is then fed to 10-bit data to TCON dithering IP then generates 8-bit DAC and OP to drive the source lines on the panel.



Note: (1) Curve A is for normal black panel. Curve B is for normal white panel.

Figure 11.2: Digital gamma curve adjustment

11.3 Gamma reference voltage generator

The block consists of two gamma resistor streams, one is for positive polarity and the other is for negative polarity. Gamma high/low voltage can be adjusted by VGPH, VGPL, VGNH, and VGNL. The gamma correction is done by 17 reference voltages. The 17 reference voltages are defined with 17 register values for level 0, 4, 8, 16, 28, 40, 56, 80, 128, 176, 200, 216, 228, 240, 248, 252 and 255.




Figure 11.3: Gamma reference voltage generator diagram

11.4 Gamma table

Positive/Negative gamma resistor rate (Ω)															
R1	1.25	R33	2	R65	1.25	R97	1.1	R129	1.05	R161	1.25	R193	1.625	R225	2.75
R2	4.75	R34	2	R66	1.25	R98	1.1	R130	1.05	R162	1.25	R194	1.625	R226	3
R3	4.75	R35	2	R67	1.25	R99	1.1	R131	1.05	R163	1.25	R195	1.625	R227	3
R4	4.75	R36	2	R68	1.25	R100	1.1	R132	1.05	R164	1.25	R196	1.625	R228	3
R5	4.75	R37	2	R69	1.208	R101	1.05	R133	1.1	R165	1.333	R197	1.75	R229	3
R6	7.75	R38	2	R70	1.208	R102	1.05	R134	1.1	R166	1.333	R198	1.75	R230	3
R7	7.75	R39	2	R71	1.208	R103	1.05	R135	1.1	R167	1.333	R199	1.75	R231	3
R8	6.5	R40	2	R72	1.208	R104	1.05	R136	1.1	R168	1.333	R200	1.75	R232	3
R9	6.5	R41	1.833	R73	1.208	R105	1	R137	1.1875	R169	1.333	R201	1.75	R233	3.5
R10	4.25	R42	1.833	R74	1.208	R106	1	R138	1.1875	R170	1.333	R202	1.75	R234	3.5
R11	4.25	R43	1.833	R75	1.208	R107	1	R139	1.1875	R171	1.333	R203	1.75	R235	3.5
R12	5.5	R44	1.833	R76	1.208	R108	1	R140	1.1875	R172	1.333	R204	1.75	R236	3.5
R13	5.5	R45	1.75	R77	1.208	R109	1	R141	1.208	R173	1.375	R205	1.8333	R237	3.5
R14	4.25	R46	1.75	R78	1.208	R110	1	R142	1.208	R174	1.375	R206	1.8333	R238	3.5
R15	4	R47	1.75	R79	1.208	R111	1	R143	1.208	R175	1.375	R207	1.8333	R239	3.5
R16	3.25	R48	1.75	R80	1.208	R112	1	R144	1.208	R176	1.375	R208	1.8333	R240	4
R17	3.25	R49	1.625	R81	1.208	R113	1	R145	1.208	R177	1.5	R209	2	R241	4.75
R18	3.25	R50	1.625	R82	1.208	R114	1	R146	1.208	R178	1.5	R210	2	R242	4.75
R19	3.25	R51	1.625	R83	1.208	R115	1	R147	1.208	R179	1.5	R211	2	R243	4.2
R20	3.25	R52	1.625	R84	1.208	R116	1	R148	1.208	R180	1.5	R212	2	R244	4.25
R21	3.25	R53	1.5	R85	1.208	R117	1	R149	1.208	R181	1.5	R213	2.125	R245	6
R22	3.25	R54	1.5	R86	1.208	R118	1	R150	1.208	R182	1.5	R214	2.125	R246	6
R23	3.25	R55	1.5	R87	1.208	R119	1	R151	1.208	R183	1.5	R215	2.125	R247	6
R24	2.75	R56	1.5	R88	1.208	R120	1	R152	1.208	R184	1.5	R216	2.125	R248	6
R25	2.75	R57	1.375	R89	1.125	R121	1	R153	1.208	R185	1.5	R217	2.25	R249	7
R26	2.75	R58	1.375	R90	1.125	R122	1	R154	1.208	R186	1.5	R218	2.25	R250	7
R27	2.75	R59	1.375	R91	1.125	R123	1	R155	1.208	R187	1.5	R219	2.25	R251	9
R28	2.75	R60	1.375	R92	1.125	R124	1	R156	1.208	R188	1.5	R220	2.25	R252	9
R29	2.75	R61	1.333	R93	1.125	R125	1	R157	1.25	R189	1.5	R221	2.333	R253	15.5
R30	2.5	R62	1.333	R94	1.125	R126	1	R158	1.25	R190	1.5	R222	2.333	R254	15.5
R31	2.5	R63	1.333	R95	1.125	R127	1	R159	1.25	R191	1.5	R223	2.333	R255	38.25
R32	2.25	R64	1.333	R96	1.125	R128	1	R160	1.25	R192	1.5	R224	2.333		

Note: (1) 8.5 Ω /unit.

12. DC Characteristics

12.1 Absolute maximum ratings

Parameter	Symbol	Spec.			Unit
		Min.	Typ.	Max.	
Supply power voltage	VDD	-0.30	-	2.1	V
VSP voltage	VSP	-0.30	-	6.60	V
VSN voltage	VSN	-6.60	-	0.30	V
VPP (OTP power)	VPP	-	-	9.0	V
VGH voltage	VGH	-0.30	-	VGL+32V	V
VGL voltage	VGL	VGH-32V	-	0.30	V
Operating Temperature	T _{OPR}	-20	-	+85	°C
Storage temperature	T _{STG}	-55	-	125	°C

12.2 Typical operating condition

Parameter	Symbol	Min.	Spec. Typ.	Max.	Unit
Supply power voltage	VDD	1.7	1.8	2.0	V
VSP voltage	VSP	4.5	-	6.0	V
VSN voltage	VSN	-4.5	-	-6.0	V
VGH voltage(external VGH)	VGH_EXT	8.7	-	20	V
VGL voltage(external VGL)	VGL_EXT	-18	-	-6.7	V
VGH voltage(internal VGH)	VGH_INT	8.7	-	18	V
VGL voltage(internal VGL)	VGL_INT	-16	-	-6.7	V
VPP (OTP power)	VPP	8.0	8.25	8.5	V

12.3 DC electrical characteristics

(Test condition: VDD=1.7~2.0V, $T_{OPR} = -20^{\circ}\text{C} \sim +85^{\circ}\text{C}$, VSS=VSSA=VSS, IF=0V)

Parameter	Symbol	Spec.			Unit	Note
		Min.	Typ.	Max.		
VDD input high level voltage	VIH1	0.8 x VDD	-	VDD	V	-
VDD input low level voltage	VIL1	VSS	-	0.2 x VDD	V	-
VCC input high level voltage	VIH2	0.8 x VCC	-	VCC	V	-
VCC input low level voltage	VIL2	VSS	-	0.2 x VCC	V	-
Input leakage current	IL1	-1	-	+1	μA	-
SDAO output high level voltage	VOH	0.8 x VDD	-	VDD	V	-
SDAO output low level voltage	VOL	VSS	-	0.2 x VDD	V	-
VLPH output voltage	VLPH	1.1	1.2	1.4	V	$I_{(VLPH)} < 10\text{mA}$
VCL output voltage	VCL	-2.1	-2.4	-3.00	V	$I_{(VCL)} < 60\text{mA}$
VGH output voltage	VGH	8.7	-	18	V	$I_{(VGH)} < 5\text{mA}$
VGL output voltage	VGL	-16	-	-6.7	V	$I_{(VGL)} < 5\text{mA}$
VGPH output voltage	VGPH	4.0	4.5	5.5	V	-
VGPL output voltage	VGPL	0.1	0.2	1.6	V	-
VGNH output voltage	VGNH	-5.5	-4.5	-4.0	V	-
VGNL output voltage	VGNL	-1.6	-0.2	-0.1	V	-
Driving current of GOUT outputs	IGOS	1	-	-	mA	GOUT1~20 VO=15V vs 14.7V VGH=15V,VGL=-13V
Sinking current of GOUT outputs	IGOD	1	-	-	mA	GOUT1~20 VO=-13V vs -12.7V VGH=15V,VGL=-13V
VCOM output voltage	VCOM	-2.75	-	-0.20	V	-
Input terminal pull-high resistance	RPU	-	300	-	$\text{k}\Omega$	VDD=1.8V
Input terminal pull-low resistance	RPD	-	300	-	$\text{k}\Omega$	
Source output level deviation	Gray code= 0 ~ 14	-	-	40	mV	-
	Gray code= 241 ~ 255	-	-	30	mV	
	Gray code= 15 ~ 31	-	-	20	mV	
	Gray code= 208 ~ 240	-	-	50	mV	
Source output offset deviation	Gray code= 32 ~ 207	-	-	40	mV	-
	Gray code= 0 ~ 14	-	-	30	mV	
	Gray code= 241 ~ 255	-	-	20	mV	
	Gray code= 15 ~ 31	-	-	50	mV	
VSP current consumption	ULPS mode	Ivspu	-	6	μA	Note ⁽³⁾
	Standby mode	Ivsps	-	1.2	mA	Note ⁽²⁾
	IVDD capability	-	-	50	mA	-
VSN current consumption	ULPS mode	Ivsnu	-	-0.15	mA	Note ⁽²⁾
	Standby mode	Ivsns	-	-12	μA	Note ⁽³⁾
	IVSN capability	-	-	-50	mA	-
VDD current consumption	Normal mode	Ivdd	-	30	mA	Note ⁽¹⁾
	Standby mode	Ivdds	-	1.1	mA	Note ⁽²⁾
	ULPS mode	Ivddu	-	150	μA	Note ⁽³⁾
VPP operation current	I _{VPP}	-	-	8	mA	-

Note: (1) Condition: one chip current ,VDD=1.8V, 25°C, 1200RGBx1920 resolution ,MIPI frequency 950mbps,frame rate 60Hz, all setting are default.

(2) Condition: one chip current, VDD=1.8V,25°C ,all function and MIPI input stop. And let MIPI input state keep ULPS to reduce more current consumption in standby mode.

(3) Conditon: one chip current,VDD=1.8V,VSP=5.5V,VSN=-5.5V 25°C

12.4 MIPI DC characteristics




Figure 12.1: MIPI signaling and contention voltage levels

DC characteristics for MIPI LP mode

Parameter	Symbol	Spec.			Unit
		Min.	Typ.	Max.	
Logic 1 input voltage	V _{IH}	880	-	-	mV
Logic 0 input voltage	V _{IL}	0	-	550	mV
Logic 1 output voltage	V _{OH}	1.1	1.2	1.3	V
Logic 0 output voltage	V _{OL}	-50	-	50	mV

DC characteristics for MIPI HS mode

Parameter	Symbol	Spec.			Unit
		Min.	Typ.	Max.	
Common-mode voltage HS Receive mode	V _{CMRXDC}	70	-	330	mV
Differential input high threshold ⁽¹⁾	V _{IDTH}	-	-	70	mV
Differential input low threshold ⁽¹⁾	V _{IDTL}	-70	-	-	mV
Single-ended input high voltage	V _{IHHS}	-	-	460	mV
Single-ended input low voltage	V _{ILHS}	-40	-	-	mV
Differential input impedance	Z _{ID}	80	100	125	Ω
HS transmit differential voltage (VDP-VDN)	VOD	140	200	270	mV

Note: (1) V_{IDTH} and V_{IDTL} only for reference, related to power and ground noise, this spec need to check on panel performance to fine tune

13. AC Characteristics

13.1 MIPI AC characteristics




Figure 13.1: Switching the clock lane between clock transmission and low-power mode




Figure 13.2: Timing of high-speed data transmission in bursts




Figure 13.3: Turnaround Procedure

MIPI AC Characteristics

Parameter	Description	Spec.			Unit
		Min.	Typ.	Max.	
T _{REOT}	30%-85% rise time and fall time	-	-	35	ns
T _{CLK-MISS}	Timeout for receiver to detect absence of Clock transitions and disable the Clock Lane HS-RX.	-	-	60	ns
T _{CLK-POST*} ¹	Time that the transmitter continues to send HS clock after the last associated Data Lane has transitioned to LP Mode. Interval is defined as the period from the end of THS-TRAIL to the beginning of T _{CLK-TRAIL} .	60 ns + 52*UI (For DCS)	-	-	ns
T _{CLK-PRE}	Time that the HS clock shall be driven by the transmitter prior to any associated Data Lane beginning the transition from LP to HS mode.	8	-	-	ns
T _{CLK-SETTLE}	Time interval during which the HS receiver shall ignore any Clock Lane HS transitions, starting from the beginning of T _{CLK-PRE} .	95	-	300	ns
T _{CLK-TERM-EN}	Time for the Clock Lane receiver to enable the HS line termination, starting from the time point when Dn crosses V _{L,MAX} .	Time for Dn to reach V _{TERM-EN}	-	38	ns
T _{HS-SETTLE}	Time interval during which the HS receiver shall ignore any Data Lane HS transitions, starting from the beginning of T _{HS-PREPARE} .	85 ns + 6*UI	-	145 ns + 10*UI	ns
T _{EOT}	Time from start of T _{HS-TRAIL} or T _{CLK-TRAIL} period to start of LP-11 state	-	-	105ns+48*UI	-
T _{HS-EXIT} ⁽¹⁾	time to drive LP-11 after HS burst	100	-	-	ns
T _{HS-PREPARE}	Time to drive LP-00 to prepare for HS transmission	40ns + 4*UI	-	85ns+6*UI	ns
T _{HS-PREPARE} + T _{HS-ZERO}	T _{HS-PREPARE} + Time to drive HS-0 before the Sync sequence	145ns + 10*UI	-	-	ns
T _{HS-SKIP}	Time-out at RX to ignore transition period of EoT	40	-	55ns+4*UI	ns
T _{HS-TRAIL}	Time to drive flipped differential state after last payload data bit of a HS transmission burst	60 + 4*UI	-	-	ns
T _{LPX}	Length of any Low-Power state period	50	-	-	ns
Ratio T _{LPX}	Ratio of T _{LPX(MASTER)/T_{LPX(SLAVE)}} between Master and Slave side	2/3	-	3/2	-
T _{TA-GET}	Time to drive LP-00 by new TX	5*T _{LPX}			ns
T _{TA-GO}	Time to drive LP-00 after Turnaround Request	4*T _{LPX}			ns
T _{TA-SURE}	Time-out before new TX side starts driving	T _{LPX}	-	2*T _{LPX}	ns

Note: (1) For image transmission:

T_{CLK-POST} min value =164 when MIPI max frequency per lane = 0.53Gbps.

T_{CLK-POST} min value =112 when MIPI max frequency per lane = 1Gbps

13.2 MIPI data-clock timing specification





Figure 13.4: Data to clock timing

Parameter	Symbol	Spec.			Unit
		Min.	Typ.	Max.	
UI instantaneous	UI_{INST}	1.0	-	12.5 ⁽¹⁾	ns
Data to clock setup time	T_{SETUP}	0.15	-	-	UI_{INST}
Data to clock hold time	T_{HOLD}	0.15	-	-	UI_{INST}

Note: (1) This value corresponds to a minimum 80 Mbps data rate.

13.3 Source output timing




Parameter	Symbol	Conditions	Spec.			Unit
			Min.	Typ.	Max.	
Source driver rising time	t_{rSO}	Load $R=7.94\text{K}\Omega$, Load $C = 85.84\text{pF}$, Voltage: $-5V \leftrightarrow 5V$	-	-	6.0	μs
Source driver falling time	t_{fSO}	$VSN=-5.1V$, $VSP=5.1V$	-	-	6.0	μs

Note: (1) Himax can support simulation for customer design.

Table 13.1: Source output timing


Panel control signal output 1 (GOUT1_L~GOUT20_L, GOUT1_R~GOUT20_R)



Parameter	Symbol	Conditions	Spec.			Unit
			Min.	Typ.	Max.	
Panel control signal rising time	T_{rGOUT}	LOAD $R=1780\Omega$ LOAD $C=1273\text{pF}$ $VGH=+16V$, $VGL=-16.0V$	-	-	5	μs
Panel control signal falling time	T_{fGOUT}		-	-	5	μs

Note: (1) Himax can support simulation for customer design.

Table 13.2: GOA output timing

Panel control signal output 2 (**SYNC1_L~ SYNC8_L, SYNC1_R~ SYNC8_R**)

Parameter	Symbol	Conditions	Spec.			Unit
			Min.	Typ.	Max.	
Panel synchronization signal rising time	T_{rSYNC}	LOAD R = 1KΩ	-	-	60	ns
Panel synchronization signal falling time	T_{fSYNC}	LOAD C = 40pF	-	-	60	ns

Note: (1) Himax can support simulation for customer design.

Table 13.3: Synchronization signals output timing

13.4 Serial interface characteristics




Figure 13.5: Serial interface characteristics

(VSS=0V, VDD=1.7~2.0V, $T_{OPR} = -20$ to 85°C)

Parameter	Symbol	Conditions	Spec.			Unit
			Min.	Typ.	Max.	
CSB assertion to first clock edge	T_{SAC}	-	120	-	-	ns
CSB reassertion from last clock edge	T_{CSD}	-	120	-	-	ns
CSB next control enable	T_E	-	200	-	-	ns
SCK period time	T_{SCK}	-	200	-	-	ns
SCK high period time	T_{HWD}	-	100	-	-	ns
SCK low period time	T_{LWD}	-	100	-	-	ns
SDAI input data setup time	T_{DIST}	-	50	-	-	ns
SDAI input data hold time	T_{DIHT}	-	50	-	-	ns
SDAO output data setup time	T_{DOST}	-	60	-	100	ns
SDAO output data hold time	T_{DOHT}	-	60	-	100	ns

Table 13.4: AC characteristic of SPI interface

13.5 Timing requirements for RESETB

When RESETB of the reset pin equals to Low, it will be in the condition of reset. When it is in the condition of reset, it will make the device recover the initial set.

However, in order to avoid the reset noise cause reset, there is a mechanism to judge about whether the reset is needed or not.

The closed interval of low can be shown as the following.

(VDD=1.7V~2.0V, VSS=0V, T_{OPR} =-20°C~+85°C)

Parameter	Symbol	Conditions	Spec.			Unit
			Min.	Typ.	Max.	
Reset low pulse width	Trst	-	20	-	-	μs

Table 13.5: Reset timing




Figure 13.6: Reset timing

14. Pin Assignment (IC Face View)

14.1 Pad sequence




Figure 14.1: Pad sequence

14.2 Bump information

14.2.1 Chip outline dimensions




Figure 14.2: Chip outline dimensions

14.2.2 Pad information

(Unit: μm)

Symbol	Dimension
A	12
A1	18
A2	70
A3	35
B	40
B1	40
B2	59
B3	31
B4	40
C	120
C1	20
C2	18
C3	108
C4	115
C5	115
D	30
D1	60
D2	18
D3	20
D4	70
E	28500 (max.)
E1	775 (max.)
E2	97 (max.)
E3	57 (max.)

14.2.3 Alignment mark




Figure 14.3: Alignment mark

No.	Name	X	Y	Bump size
241	SHIELDING	4160	-295.5	60x70
242	VGPH	4240	-295.5	60x70
243	SHIELDING	4320	-295.5	60x70
244	VGPL	4400	-295.5	60x70
245	VGNL	4480	-295.5	60x70
246	SHIELDING	4560	-295.5	60x70
247	VGNH	4640	-295.5	60x70
248	SHIELDING	4720	-295.5	60x70
249	SHIELDING	4800	-295.5	60x70
250	VSP	4880	-295.5	60x70
251	VSP	4960	-295.5	60x70
252	VSP	5040	-295.5	60x70
253	VSP	5120	-295.5	60x70
254	VSP	5200	-295.5	60x70
255	VSP	5280	-295.5	60x70
256	VSSA	5360	-295.5	60x70
257	VSSA	5440	-295.5	60x70
258	VSSA	5520	-295.5	60x70
259	VSSA	5600	-295.5	60x70
260	VSSA	5680	-295.5	60x70
261	VSSA	5760	-295.5	60x70
262	VSN	5840	-295.5	60x70
263	VSN	5920	-295.5	60x70
264	VSN	6000	-295.5	60x70
265	VSN	6080	-295.5	60x70
266	VSN	6160	-295.5	60x70
267	VSN	6240	-295.5	60x70
268	SHIELDING	6320	-295.5	60x70
269	TESTOUT0	6400	-295.5	60x70
270	TESTOUT1	6480	-295.5	60x70
271	TESTOUT2	6560	-295.5	60x70
272	TESTOUT3	6640	-295.5	60x70
273	TP0	6720	-295.5	60x70
274	TP1	6800	-295.5	60x70
275	TESTIN0	6880	-295.5	60x70
276	TESTIN1	6960	-295.5	60x70
277	TESTIN2	7040	-295.5	60x70
278	TESTIN3	7120	-295.5	60x70
279	TESTIN4	7200	-295.5	60x70
280	TESTIN5	7280	-295.5	60x70
281	TESTIN6	7360	-295.5	60x70
282	TESTIN7	7440	-295.5	60x70
283	TESTIN8	7520	-295.5	60x70
284	TESTIN9	7600	-295.5	60x70
285	TESTIN10	7680	-295.5	60x70
286	TESTIN11	7760	-295.5	60x70
287	TESTIN12	7840	-295.5	60x70
288	TESTIN13	7920	-295.5	60x70
289	PNSW	8000	-295.5	60x70
290	SHIELDING	8080	-295.5	60x70
291	SHIELDING	8160	-295.5	60x70
292	BISTAUTO	8240	-295.5	60x70
293	BIST ENB	8320	-295.5	60x70
294	SHIELDING	8400	-295.5	60x70
295	SHIELDING	8480	-295.5	60x70
296	CLK EXT	8560	-295.5	60x70
297	PWRMD	8640	-295.5	60x70
298	SHIELDING	8720	-295.5	60x70
299	LNSW0	8800	-295.5	60x70
300	LNSW1	8880	-295.5	60x70
301	SHIELDING	8960	-295.5	60x70
302	SHIELDING	9040	-295.5	60x70
303	SHIELDING	9120	-295.5	60x70
304	SHIELDING	9200	-295.5	60x70
305	SHIELDING	9280	-295.5	60x70
306	SHIELDING	9360	-295.5	60x70
307	MIPI LAN0	9440	-295.5	60x70
308	MIPI LAN1	9520	-295.5	60x70
309	SHIELDING	9600	-295.5	60x70
310	ZTYPE	9680	-295.5	60x70
311	ZIGZAG	9760	-295.5	60x70
312	SHIELDING	9840	-295.5	60x70
313	NBW	9920	-295.5	60x70
314	SHIELDING	10000	-295.5	60x70
315	SHIELDING	10080	-295.5	60x70
316	SHIELDING	10160	-295.5	60x70
317	SHIELDING	10240	-295.5	60x70
318	SHIELDING	10320	-295.5	60x70
319	SHIELDING	10400	-295.5	60x70
320	GOA EN	10480	-295.5	60x70
321	SHIELDING	10560	-295.5	60x70
322	SHIELDING	10640	-295.5	60x70
323	SHIELDING	10720	-295.5	60x70
324	SHIELDING	10800	-295.5	60x70
325	RP1EN	10880	-295.5	60x70
326	COM3	10960	-295.5	60x70
327	COM3	11040	-295.5	60x70
328	RP1O	11120	-295.5	60x70
329	RP1O	11200	-295.5	60x70
330	RP1O	11280	-295.5	60x70
331	SHIELDING	11360	-295.5	60x70
332	SHIELDING	11440	-295.5	60x70
333	SHIELDING	11520	-295.5	60x70
334	SHIELDING	11600	-295.5	60x70
335	SHIELDING	11680	-295.5	60x70
336	COML2	11760	-295.5	60x70
337	COML2	11840	-295.5	60x70
338	COML1	11920	-295.5	60x70
339	COML1	12000	-295.5	60x70
340	VPP	12080	-295.5	60x70
341	VPP	12160	-295.5	60x70
342	VPP	12240	-295.5	60x70
343	VGH	12305	-295.5	60x70
344	VGH	12355	-295.5	60x70
345	VGH	12405	-295.5	60x70
346	VGL	12455	-295.5	60x70
347	VGL	12505	-295.5	60x70
348	VGL	12555	-295.5	60x70
349	VGL	12605	-295.5	60x70
350	VGL	12655	-295.5	60x70
351	VGL	12705	-295.5	60x70
352	VGL L	12755	-295.5	60x70
353	VGL L	12805	-295.5	60x70
354	VGL L	12855	-295.5	60x70
355	GOUT L20	12905	-295.5	60x70
356	GOUT L19	12955	-295.5	60x70
357	GOUT L18	13005	-295.5	60x70
358	GOUT L17	13055	-295.5	60x70
359	GOUT L16	13105	-295.5	60x70
360	GOUT L15	13155	-295.5	60x70
361	GOUT L14	13205	-295.5	60x70
362	GOUT L13	13255	-295.5	60x70
363	GOUT L12	13305	-295.5	60x70
364	GOUT L11	13355	-295.5	60x70
365	GOUT L10	13405	-295.5	60x70
366	GOUT L9	13455	-295.5	60x70
367	GOUT L8	13505	-295.5	60x70
368	GOUT L7	13555	-295.5	60x70
369	GOUT L6	13605	-295.5	60x70
370	GOUT L5	13655	-295.5	60x70
371	GOUT L4	13705	-295.5	60x70
372	GOUT L3	13755	-295.5	60x70
373	VGL	13805	-295.5	60x70
374	VGL	13855	-295.5	60x70
375	GOUT L2	13905	-295.5	60x70
376	GOUT L1	13955	-295.5	60x70
377	SHIELDING	14005	-295.5	60x70
378	SYNC L12	14093	-97.5	120x20
379	SYNC L11	14093	-59.5	120x20
380	SYNC L10	14093	-21.5	120x20
381	SYNC L9	14093	16.5	120x20
382	SYNC L8	14093	54.5	120x20
383	SYNC L7	14093	92.5	120x20
384	SYNC L6	14093	130.5	120x20
385	SYNC L5	14093	168.5	120x20
386	SYNC L4	14093	206.5	120x20
387	SYNC L3	14093	244.5	120x20
388	SYNC L2	14093	282.5	120x20
389	SYNC L1	14093	320.5	120x20
390	SHIELDING	13954	310.5	40x40
391	SHIELDING	13874	310.5	40x40
392	SHIELDING	13794	310.5	40x40
393	SHIELDING	13714	310.5	40x40
394	SHIELDING	13634	310.5	40x40
395	SHIELDING	13554	310.5	40x40
396	SHIELDING	13474	310.5	40x40
397	SHIELDING	13394	310.5	40x40
398	SHIELDING	13314	310.5	40x40
399	SHIELDING	13234	310.5	40x40
400	COML1	13154	310.5	40x40

No.	Name	X	Y	Bump size
1201	S789	3154	295.5	18x70
1202	S790	3142	190.5	18x70
1203	S791	3130	85.5	18x70
1204	S792	3118	295.5	18x70
1205	S793	3106	190.5	18x70
1206	S794	3094	85.5	18x70
1207	S795	3082	295.5	18x70
1208	S796	3070	190.5	18x70
1209	S797	3058	85.5	18x70
1210	S798	3046	295.5	18x70
1211	S799	3034	190.5	18x70
1212	S800	3022	85.5	18x70
1213	S801	3010	295.5	18x70
1214	S802	2998	190.5	18x70
1215	S803	2986	85.5	18x70
1216	S804	2974	295.5	18x70
1217	S805	2962	190.5	18x70
1218	S806	2950	85.5	18x70
1219	S807	2938	295.5	18x70
1220	S808	2926	190.5	18x70
1221	S809	2914	85.5	18x70
1222	S810	2902	295.5	18x70
1223	S811	2890	190.5	18x70
1224	S812	2878	85.5	18x70
1225	S813	2866	295.5	18x70
1226	S814	2854	190.5	18x70
1227	S815	2842	85.5	18x70
1228	S816	2830	295.5	18x70
1229	S817	2818	190.5	18x70
1230	S818	2806	85.5	18x70
1231	S819	2794	295.5	18x70
1232	S820	2782	190.5	18x70
1233	S821	2770	85.5	18x70
1234	S822	2758	295.5	18x70
1235	S823	2746	190.5	18x70
1236	S824	2734	85.5	18x70
1237	S825	2722	295.5	18x70
1238	S826	2710	190.5	18x70
1239	S827	2698	85.5	18x70
1240	S828	2686	295.5	18x70
1241	S829	2674	190.5	18x70
1242	S830	2662	85.5	18x70
1243	S831	2650	295.5	18x70
1244	S832	2638	190.5	18x70
1245	S833	2626	85.5	18x70
1246	S834	2614	295.5	18x70
1247	S835	2602	190.5	18x70
1248	S836	2590	85.5	18x70
1249	S837	2578	295.5	18x70
1250	S838	2566	190.5	18x70
1251	S839	2554	85.5	18x70
1252	S840	2542	295.5	18x70
1253	S841	2530	190.5	18x70
1254	S842	2518	85.5	18x70
1255	S843	2506	295.5	18x70
1256	S844	2494	190.5	18x70
1257	S845	2482	85.5	18x70
1258	S846	2470	295.5	18x70
1259	S847	2458	190.5	18x70
1260	S848	2446	85.5	18x70
1261	S849	2434	295.5	18x70
1262	S850	2422	190.5	18x70
1263	S851	2410	85.5	18x70
1264	S852	2398	295.5	18x70
1265	S853	2386	190.5	18x70
1266	S854	2374	85.5	18x70
1267	S855	2362	295.5	18x70
1268	S856	2350	190.5	18x70
1269	S857	2338	85.5	18x70
1270	S858	2326	295.5	18x70
1271	S859	2314	190.5	18x70
1272	S860	2302	85.5	18x70
1273	S861	2290	295.5	18x70
1274	S862	2278	190.5	18x70
1275	S863	2266	85.5	18x70
1276	S864	2254	295.5	18x70
1277	S865	2242	190.5	18x70
1278	S866	2230	85.5	18x70
1279	S867	2218	295.5	18x70
1280	S868	2206	190.5	18x70
1281	S869	2194	85.5	18x70
1282	S870	2182	295.5	18x70
1283	S871	2170	190.5	18x70
1284	S872	2158	85.5	18x70
1285	S873	2146	295.5	18x70
1286	S874	2134	190.5	18x70
1287	S875	2122	85.5	18x70
1288	S876	2110	295.5	18x70
1289	S877	2098	190.5	18x70
1290	S878	2086	85.5	18x70
1291	S879	2074	295.5	18x70
1292	S880	2062	190.5	18x70
1293	S881	2050	85.5	18x70
1294	S882	2038	295.5	18x70
1295	S883	2026	190.5	18x70
1296	S884	2014	85.5	18x70
1297	S885	2002	295.5	18x70
1298	S886	1990	190.5	18x70
1299	S887	1978	85.5	18x70
1300	S888	1966	295.5	18x70
1301	S889	1954	190.5	18x70
1302	S890	1942	85.5	18x70
1303	S891	1930	295.5	18x70
1304	S892	1918	190.5	18x70
1305	S893	1906	85.5	18x70
1306	S894	1894	295.5	18x70
1307	S895	1882	190.5	18x70
1308	S896	1870	85.5	18x70
1309	S897	1858	295.5	18x70
1310	S898	1846	190.5	18x70
1311	S899	1834	85.5	18x70
1312	S900	1822	295.5	18x70
1313	SHIELDING	1810	190.5	18x70
1314	SHIELDING	1798	85.5	18x70
1315	SHIELDING	1786	295.5	18x70
1316	SHIELDING	1766	310.5	40x40
1317	SHIELDING	1646	310.5	40x40
1318	SHIELDING	1566	310.5	40x40
1319	SHIELDING	1486	310.5	40x40
1320	SHIELDING	1406	310.5	40x40
1321	SHIELDING	1326	310.5	40x40
1322	SHIELDING	1246	310.5	40x40
1323	SHIELDING	1166	310.5	40x40
1324	SHIELDING	1086	310.5	40x40
1325	SHIELDING	1006	310.5	40x40
1326	SHIELDING	926	310.5	40x40
1327	SHIELDING	846	310.5	40x40
1328	SHIELDING	766	310.5	40x40
1329	SHIELDING	686	310.5	40x40
1330	SHIELDING	606	310.5	40x40
1331	SHIELDING	526	310.5	40x40
1332	SHIELDING	446	310.5	40x40
1333	SHIELDING	366	310.5	40x40
1334	SHIELDING	286	310.5	40x40
1335	SHIELDING	206	310.5	40x40
1336	SHIELDING	126	310.5	40x40
1337	SHIELDING	46	310.5	40x40
1338	SHIELDING	-34	310.5	40x40
1339	SHIELDING	-114	310.5	40x40
1340	SHIELDING	-194	310.5	40x40
1341	SHIELDING	-274	310.5	40x40
1342	SHIELDING	-354	310.5	40x40
1343	SHIELDING	-434	310.5	40x40
1344	SHIELDING	-514	310.5	40x40
1345	SHIELDING	-594	310.5	40x40
1346	SHIELDING	-674	310.5	40x40
1347	SHIELDING	-754	310.5	40x40
1348	SHIELDING	-834	310.5	40x40
1349	SHIELDING	-914	310.5	40x40
1350	SHIELDING	-994	310.5	40x40
1351	SHIELDING	-1074	310.5	40x40
1352	SHIELDING	-1154	310.5	40x40
1353	SHIELDING	-1234	310.5	40x40
1354	SHIELDING	-1314	310.5	40x40
1355	SHIELDING	-1394	310.5	40x40
1356	SHIELDING	-1474	310.5	40x40
1357	SHIELDING	-1554	310.5	40x40
1358	SHIELDING	-1634	310.5	40x40
1359	SHIELDING	-1714	310.5	40x40
1360	SHIELDING	-1794	310.5	40x40

No.	Name	X	Y	Bump size
2161	S1692	-11862	85.5	18x70
2162	S1693	-11874	295.5	18x70
2163	S1694	-11886	190.5	18x70
2164	S1695	-11898	85.5	18x70
2165	S1696	-11910	295.5	18x70
2166	S1697	-11922	190.5	18x70
2167	S1698	-11934	85.5	18x70
2168	S1699	-11946	295.5	18x70
2169	S1700	-11958	190.5	18x70
2170	S1701	-11970	85.5	18x70
2171	S1702	-11982	295.5	18x70
2172	S1703	-11994	190.5	18x70
2173	S1704	-12006	85.5	18x70
2174	S1705	-12018	295.5	18x70
2175	S1706	-12030	190.5	18x70
2176	S1707	-12042	85.5	18x70
2177	S1708	-12054	295.5	18x70
2178	S1709	-12066	190.5	18x70
2179	S1710	-12078	85.5	18x70
2180	S1711	-12090	295.5	18x70
2181	S1712	-12102	190.5	18x70
2182	S1713	-12114	85.5	18x70
2183	S1714	-12126	295.5	18x70
2184	S1715	-12138	190.5	18x70
2185	S1716	-12150	85.5	18x70
2186	S1717	-12162	295.5	18x70
2187	S1718	-12174	190.5	18x70
2188	S1719	-12186	85.5	18x70
2189	S1720	-12198	295.5	18x70
2190	S1721	-12210	190.5	18x70
2191	S1722	-12222	85.5	18x70
2192	S1723	-12234	295.5	18x70
2193	S1724	-12246	190.5	18x70
2194	S1725	-12258	85.5	18x70
2195	S1726	-12270	295.5	18x70
2196	S1727	-12282	190.5	18x70
2197	S1728	-12294	85.5	18x70
2198	S1729	-12306	295.5	18x70
2199	S1730	-12318	190.5	18x70
2200	S1731	-12330	85.5	18x70
2201	S1732	-12342	295.5	18x70
2202	S1733	-12354	190.5	18x70
2203	S1734	-12366	85.5	18x70
2204	S1735	-12378	295.5	18x70
2205	S1736	-12390	190.5	18x70
2206	S1737	-12402	85.5	18x70
2207	S1738	-12414	295.5	18x70
2208	S1739	-12426	190.5	18x70
2209	S1740	-12438	85.5	18x70
2210	S1741	-12450	295.5	18x70
2211	S1742	-12462	190.5	18x70
2212	S1743	-12474	85.5	18x70
2213	S1744	-12486	295.5	18x70
2214	S1745	-12498	190.5	18x70
2215	S1746	-12510	85.5	18x70
2216	S1747	-12522	295.5	18x70
2217	S1748	-12534	190.5	18x70
2218	S1749	-12546	85.5	18x70
2219	S1750	-12558	295.5	18x70
2220	S1751	-12570	190.5	18x70
2221	S1752	-12582	85.5	18x70
2222	S1753	-12594	295.5	18x70
2223	S1754	-12606	190.5	18x70
2224	S1755	-12618	85.5	18x70
2225	S1756	-12630	295.5	18x70
2226	S1757	-12642	190.5	18x70
2227	S1758	-12654	85.5	18x70
2228	S1759	-12666	295.5	18x70
2229	S1760	-12678	190.5	18x70
2230	S1761	-12690	85.5	18x70
2231	S1762	-12702	295.5	18x70
2232	S1763	-12714	190.5	18x70
2233	S1764	-12726	85.5	18x70
2234	S1765	-12738	295.5	18x70
2235	S1766	-12750	190.5	18x70
2236	S1767	-12762	85.5	18x70
2237	S1768	-12774	295.5	18x70
2238	S1769	-12786	190.5	18x70
2239	S1770	-12798	85.5	18x70
2240	S1771	-12810	295.5	18x70
2241	S1772	-12822	190.5	18x70

No.	Name	X	Y	Bump size
2242	S1773	-12834	85.5	18x70
2243	S1774	-12846	295.5	18x70
2244	S1775	-12858	190.5	18x70
2245	S1776	-12870	85.5	18x70
2246	S1777	-12882	295.5	18x70
2247	S1778	-12894	190.5	18x70
2248	S1779	-12906	85.5	18x70
2249	S1780	-12918	295.5	18x70
2250	S1781	-12930	190.5	18x70
2251	S1782	-12942	85.5	18x70
2252	S1783	-12954	295.5	18x70
2253	S1784	-12966	190.5	18x70
2254	S1785	-12978	85.5	18x70
2255	S1786	-12990	295.5	18x70
2256	S1787	-13002	190.5	18x70
2257	S1788	-13014	85.5	18x70
2258	S1789	-13026	295.5	18x70
2259	S1790	-13038	190.5	18x70
2260	S1791	-13050	85.5	18x70
2261	S1792	-13062	295.5	18x70
2262	S1793	-13074	190.5	18x70
2263	S1794	-13086	85.5	18x70
2264	S1795	-13098	295.5	18x70
2265	S1796	-13110	190.5	18x70
2266	S1797	-13122	85.5	18x70
2267	S1798	-13134	295.5	18x70
2268	S1799	-13146	190.5	18x70
2269	S1800	-13158	85.5	18x70
2270	S1801	-13170	295.5	18x70
2271	S1802	-13182	190.5	18x70
2272	SHIELDING	-13194	85.5	18x70
2273	COM5	-13206	295.5	18x70
2274	SHIELDING	-13218	190.5	18x70
2275	SHIELDING	-13230	85.5	18x70
2276	COM5	-13242	295.5	18x70
2277	SHIELDING	-13254	190.5	18x70
2278	RP2I	-13314	310.5	40x40
2279	RP2I	-13394	310.5	40x40
2280	COMR1	-13474	310.5	40x40
2281	COMR1	-13554	310.5	40x40
2282	COMR2	-13634	310.5	40x40
2283	COMR2	-13714	310.5	40x40
2284	SHIELDING	-13794	310.5	40x40
2285	SHIELDING	-13874	310.5	40x40
2286	SHIELDING	-13954	310.5	40x40
2287	SYNC_R1	-14093	320.5	120x20
2288	SYNC_R2	-14093	282.5	120x20
2289	SYNC_R3	-14093	244.5	120x20
2290	SYNC_R4	-14093	206.5	120x20
2291	SYNC_R5	-14093	168.5	120x20
2292	SYNC_R6	-14093	130.5	120x20
2293	SYNC_R7	-14093	92.5	120x20
2294	SYNC_R8	-14093	54.5	120x20
2295	SYNC_R9	-14093	16.5	120x20
2296	SYNC_R10	-14093	-21.5	120x20
2297	SYNC_R11	-14093	-59.5	120x20
2298	SYNC_R12	-14093	-97.5	120x20

Name	X	Y	Bump size
Alignment_Mark	-14095.5	-273	115x115
Alignment_Mark	14095.5	-273	115x115

15. Ordering Information

Part No.	Package Type
HX8279-D01 <u>XPD</u> xxx	<u>X</u> : mean fab code <u>PD</u> : mean COG xxx : mean chip thickness (μm)

Himax Confidential
DO Not Copy